-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_myproject is
port (
    in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    in_buf_ce0 : OUT STD_LOGIC;
    in_buf_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    in_buf_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    in_buf_we0 : OUT STD_LOGIC;
    in_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    in_buf_ce1 : OUT STD_LOGIC;
    in_buf_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    in_buf_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    in_buf_we1 : OUT STD_LOGIC;
    i : IN STD_LOGIC_VECTOR (12 downto 0);
    out_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_ce0 : OUT STD_LOGIC;
    out_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    out_buf_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
    out_buf_we0 : OUT STD_LOGIC;
    out_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_ce1 : OUT STD_LOGIC;
    out_buf_d1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    out_buf_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    out_buf_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_buf_empty_n : IN STD_LOGIC;
    in_buf_read : OUT STD_LOGIC;
    i_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    out_buf_full_n : IN STD_LOGIC;
    out_buf_write : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of alveo_hls4ml_myproject is 
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0 : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_63 : STD_LOGIC;
    signal layer2_out_V_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_63 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_62 : STD_LOGIC;
    signal layer2_out_V_62_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_62 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_62 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_61 : STD_LOGIC;
    signal layer2_out_V_61_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_61 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_61 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_60 : STD_LOGIC;
    signal layer2_out_V_60_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_60 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_60 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_59 : STD_LOGIC;
    signal layer2_out_V_59_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_59 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_59 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_58 : STD_LOGIC;
    signal layer2_out_V_58_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_58 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_58 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_57 : STD_LOGIC;
    signal layer2_out_V_57_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_57 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_57 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_56 : STD_LOGIC;
    signal layer2_out_V_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_56 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_56 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_55 : STD_LOGIC;
    signal layer2_out_V_55_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_55 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_55 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_54 : STD_LOGIC;
    signal layer2_out_V_54_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_54 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_54 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_53 : STD_LOGIC;
    signal layer2_out_V_53_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_53 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_53 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_52 : STD_LOGIC;
    signal layer2_out_V_52_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_52 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_52 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_51 : STD_LOGIC;
    signal layer2_out_V_51_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_51 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_51 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_50 : STD_LOGIC;
    signal layer2_out_V_50_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_50 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_50 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_49 : STD_LOGIC;
    signal layer2_out_V_49_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_49 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_49 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_48 : STD_LOGIC;
    signal layer2_out_V_48_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_48 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_48 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_47 : STD_LOGIC;
    signal layer2_out_V_47_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_47 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_47 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_46 : STD_LOGIC;
    signal layer2_out_V_46_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_46 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_46 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_45 : STD_LOGIC;
    signal layer2_out_V_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_45 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_45 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_44 : STD_LOGIC;
    signal layer2_out_V_44_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_44 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_44 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_43 : STD_LOGIC;
    signal layer2_out_V_43_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_43 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_43 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_42 : STD_LOGIC;
    signal layer2_out_V_42_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_42 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_42 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_41 : STD_LOGIC;
    signal layer2_out_V_41_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_41 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_41 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_40 : STD_LOGIC;
    signal layer2_out_V_40_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_40 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_40 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_39 : STD_LOGIC;
    signal layer2_out_V_39_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_39 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_39 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_38 : STD_LOGIC;
    signal layer2_out_V_38_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_38 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_38 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_37 : STD_LOGIC;
    signal layer2_out_V_37_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_37 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_37 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_36 : STD_LOGIC;
    signal layer2_out_V_36_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_36 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_36 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_35 : STD_LOGIC;
    signal layer2_out_V_35_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_35 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_35 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_34 : STD_LOGIC;
    signal layer2_out_V_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_34 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_34 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_33 : STD_LOGIC;
    signal layer2_out_V_33_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_33 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_33 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_32 : STD_LOGIC;
    signal layer2_out_V_32_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_32 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_32 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_31 : STD_LOGIC;
    signal layer2_out_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_31 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_30 : STD_LOGIC;
    signal layer2_out_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_30 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_29 : STD_LOGIC;
    signal layer2_out_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_29 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_28 : STD_LOGIC;
    signal layer2_out_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_28 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_27 : STD_LOGIC;
    signal layer2_out_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_27 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_26 : STD_LOGIC;
    signal layer2_out_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_26 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_25 : STD_LOGIC;
    signal layer2_out_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_25 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_24 : STD_LOGIC;
    signal layer2_out_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_24 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_23 : STD_LOGIC;
    signal layer2_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_22 : STD_LOGIC;
    signal layer2_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_21 : STD_LOGIC;
    signal layer2_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_20 : STD_LOGIC;
    signal layer2_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_19 : STD_LOGIC;
    signal layer2_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_18 : STD_LOGIC;
    signal layer2_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_17 : STD_LOGIC;
    signal layer2_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_16 : STD_LOGIC;
    signal layer2_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_15 : STD_LOGIC;
    signal layer2_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_14 : STD_LOGIC;
    signal layer2_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_13 : STD_LOGIC;
    signal layer2_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_12 : STD_LOGIC;
    signal layer2_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_11 : STD_LOGIC;
    signal layer2_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_10 : STD_LOGIC;
    signal layer2_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_9 : STD_LOGIC;
    signal layer2_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_8 : STD_LOGIC;
    signal layer2_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_7 : STD_LOGIC;
    signal layer2_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_6 : STD_LOGIC;
    signal layer2_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_5 : STD_LOGIC;
    signal layer2_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_4 : STD_LOGIC;
    signal layer2_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_3 : STD_LOGIC;
    signal layer2_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_2 : STD_LOGIC;
    signal layer2_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V_1 : STD_LOGIC;
    signal layer2_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer2_out_V : STD_LOGIC;
    signal layer2_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_V : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer4_out_V_63 : STD_LOGIC;
    signal layer4_out_V_63_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_63 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_63 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_62 : STD_LOGIC;
    signal layer4_out_V_62_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_62 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_62 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_61 : STD_LOGIC;
    signal layer4_out_V_61_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_61 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_61 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_60 : STD_LOGIC;
    signal layer4_out_V_60_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_60 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_60 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_59 : STD_LOGIC;
    signal layer4_out_V_59_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_59 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_59 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_58 : STD_LOGIC;
    signal layer4_out_V_58_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_58 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_58 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_57 : STD_LOGIC;
    signal layer4_out_V_57_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_57 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_57 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_56 : STD_LOGIC;
    signal layer4_out_V_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_56 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_56 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_55 : STD_LOGIC;
    signal layer4_out_V_55_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_55 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_55 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_54 : STD_LOGIC;
    signal layer4_out_V_54_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_54 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_54 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_53 : STD_LOGIC;
    signal layer4_out_V_53_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_53 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_53 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_52 : STD_LOGIC;
    signal layer4_out_V_52_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_52 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_52 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_51 : STD_LOGIC;
    signal layer4_out_V_51_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_51 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_51 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_50 : STD_LOGIC;
    signal layer4_out_V_50_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_50 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_50 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_49 : STD_LOGIC;
    signal layer4_out_V_49_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_49 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_49 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_48 : STD_LOGIC;
    signal layer4_out_V_48_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_48 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_48 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_47 : STD_LOGIC;
    signal layer4_out_V_47_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_47 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_47 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_46 : STD_LOGIC;
    signal layer4_out_V_46_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_46 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_46 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_45 : STD_LOGIC;
    signal layer4_out_V_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_45 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_45 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_44 : STD_LOGIC;
    signal layer4_out_V_44_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_44 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_44 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_43 : STD_LOGIC;
    signal layer4_out_V_43_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_43 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_43 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_42 : STD_LOGIC;
    signal layer4_out_V_42_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_42 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_42 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_41 : STD_LOGIC;
    signal layer4_out_V_41_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_41 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_41 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_40 : STD_LOGIC;
    signal layer4_out_V_40_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_40 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_40 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_39 : STD_LOGIC;
    signal layer4_out_V_39_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_39 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_39 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_38 : STD_LOGIC;
    signal layer4_out_V_38_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_38 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_38 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_37 : STD_LOGIC;
    signal layer4_out_V_37_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_37 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_37 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_36 : STD_LOGIC;
    signal layer4_out_V_36_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_36 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_36 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_35 : STD_LOGIC;
    signal layer4_out_V_35_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_35 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_35 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_34 : STD_LOGIC;
    signal layer4_out_V_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_34 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_34 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_33 : STD_LOGIC;
    signal layer4_out_V_33_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_33 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_33 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_32 : STD_LOGIC;
    signal layer4_out_V_32_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_32 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_32 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_31 : STD_LOGIC;
    signal layer4_out_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_31 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_30 : STD_LOGIC;
    signal layer4_out_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_30 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_29 : STD_LOGIC;
    signal layer4_out_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_29 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_28 : STD_LOGIC;
    signal layer4_out_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_28 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_27 : STD_LOGIC;
    signal layer4_out_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_27 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_26 : STD_LOGIC;
    signal layer4_out_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_26 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_25 : STD_LOGIC;
    signal layer4_out_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_25 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_24 : STD_LOGIC;
    signal layer4_out_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_24 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_23 : STD_LOGIC;
    signal layer4_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_22 : STD_LOGIC;
    signal layer4_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_21 : STD_LOGIC;
    signal layer4_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_20 : STD_LOGIC;
    signal layer4_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_19 : STD_LOGIC;
    signal layer4_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_18 : STD_LOGIC;
    signal layer4_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_17 : STD_LOGIC;
    signal layer4_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_16 : STD_LOGIC;
    signal layer4_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_15 : STD_LOGIC;
    signal layer4_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_14 : STD_LOGIC;
    signal layer4_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_13 : STD_LOGIC;
    signal layer4_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_12 : STD_LOGIC;
    signal layer4_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_11 : STD_LOGIC;
    signal layer4_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_10 : STD_LOGIC;
    signal layer4_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_9 : STD_LOGIC;
    signal layer4_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_8 : STD_LOGIC;
    signal layer4_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_7 : STD_LOGIC;
    signal layer4_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_6 : STD_LOGIC;
    signal layer4_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_5 : STD_LOGIC;
    signal layer4_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_4 : STD_LOGIC;
    signal layer4_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_3 : STD_LOGIC;
    signal layer4_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_2 : STD_LOGIC;
    signal layer4_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V_1 : STD_LOGIC;
    signal layer4_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer4_out_V : STD_LOGIC;
    signal layer4_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_V : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_channel_done_layer5_out_V_31 : STD_LOGIC;
    signal layer5_out_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_31 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_30 : STD_LOGIC;
    signal layer5_out_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_30 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_29 : STD_LOGIC;
    signal layer5_out_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_29 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_28 : STD_LOGIC;
    signal layer5_out_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_28 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_27 : STD_LOGIC;
    signal layer5_out_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_27 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_26 : STD_LOGIC;
    signal layer5_out_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_26 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_25 : STD_LOGIC;
    signal layer5_out_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_25 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_24 : STD_LOGIC;
    signal layer5_out_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_24 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_23 : STD_LOGIC;
    signal layer5_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_22 : STD_LOGIC;
    signal layer5_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_21 : STD_LOGIC;
    signal layer5_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_20 : STD_LOGIC;
    signal layer5_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_19 : STD_LOGIC;
    signal layer5_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_18 : STD_LOGIC;
    signal layer5_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_17 : STD_LOGIC;
    signal layer5_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_16 : STD_LOGIC;
    signal layer5_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_15 : STD_LOGIC;
    signal layer5_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_14 : STD_LOGIC;
    signal layer5_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_13 : STD_LOGIC;
    signal layer5_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_12 : STD_LOGIC;
    signal layer5_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_11 : STD_LOGIC;
    signal layer5_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_10 : STD_LOGIC;
    signal layer5_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_9 : STD_LOGIC;
    signal layer5_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_8 : STD_LOGIC;
    signal layer5_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_7 : STD_LOGIC;
    signal layer5_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_6 : STD_LOGIC;
    signal layer5_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_5 : STD_LOGIC;
    signal layer5_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_4 : STD_LOGIC;
    signal layer5_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_3 : STD_LOGIC;
    signal layer5_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_2 : STD_LOGIC;
    signal layer5_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V_1 : STD_LOGIC;
    signal layer5_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer5_out_V : STD_LOGIC;
    signal layer5_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_V : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer6_out_V_31 : STD_LOGIC;
    signal layer6_out_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_31 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_30 : STD_LOGIC;
    signal layer6_out_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_30 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_29 : STD_LOGIC;
    signal layer6_out_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_29 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_28 : STD_LOGIC;
    signal layer6_out_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_28 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_27 : STD_LOGIC;
    signal layer6_out_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_27 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_26 : STD_LOGIC;
    signal layer6_out_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_26 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_25 : STD_LOGIC;
    signal layer6_out_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_25 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_24 : STD_LOGIC;
    signal layer6_out_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_24 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_23 : STD_LOGIC;
    signal layer6_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_22 : STD_LOGIC;
    signal layer6_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_21 : STD_LOGIC;
    signal layer6_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_20 : STD_LOGIC;
    signal layer6_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_19 : STD_LOGIC;
    signal layer6_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_18 : STD_LOGIC;
    signal layer6_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_17 : STD_LOGIC;
    signal layer6_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_16 : STD_LOGIC;
    signal layer6_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_15 : STD_LOGIC;
    signal layer6_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_14 : STD_LOGIC;
    signal layer6_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_13 : STD_LOGIC;
    signal layer6_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_12 : STD_LOGIC;
    signal layer6_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_11 : STD_LOGIC;
    signal layer6_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_10 : STD_LOGIC;
    signal layer6_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_9 : STD_LOGIC;
    signal layer6_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_8 : STD_LOGIC;
    signal layer6_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_7 : STD_LOGIC;
    signal layer6_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_6 : STD_LOGIC;
    signal layer6_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_5 : STD_LOGIC;
    signal layer6_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_4 : STD_LOGIC;
    signal layer6_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_3 : STD_LOGIC;
    signal layer6_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_2 : STD_LOGIC;
    signal layer6_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V_1 : STD_LOGIC;
    signal layer6_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer6_out_V : STD_LOGIC;
    signal layer6_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer6_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer6_out_V : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer8_out_V_31 : STD_LOGIC;
    signal layer8_out_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_31 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_30 : STD_LOGIC;
    signal layer8_out_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_30 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_29 : STD_LOGIC;
    signal layer8_out_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_29 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_28 : STD_LOGIC;
    signal layer8_out_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_28 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_27 : STD_LOGIC;
    signal layer8_out_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_27 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_26 : STD_LOGIC;
    signal layer8_out_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_26 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_25 : STD_LOGIC;
    signal layer8_out_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_25 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_24 : STD_LOGIC;
    signal layer8_out_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_24 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_23 : STD_LOGIC;
    signal layer8_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_22 : STD_LOGIC;
    signal layer8_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_21 : STD_LOGIC;
    signal layer8_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_20 : STD_LOGIC;
    signal layer8_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_19 : STD_LOGIC;
    signal layer8_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_18 : STD_LOGIC;
    signal layer8_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_17 : STD_LOGIC;
    signal layer8_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_16 : STD_LOGIC;
    signal layer8_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_15 : STD_LOGIC;
    signal layer8_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_14 : STD_LOGIC;
    signal layer8_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_13 : STD_LOGIC;
    signal layer8_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_12 : STD_LOGIC;
    signal layer8_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_11 : STD_LOGIC;
    signal layer8_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_10 : STD_LOGIC;
    signal layer8_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_9 : STD_LOGIC;
    signal layer8_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_8 : STD_LOGIC;
    signal layer8_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_7 : STD_LOGIC;
    signal layer8_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_6 : STD_LOGIC;
    signal layer8_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_5 : STD_LOGIC;
    signal layer8_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_4 : STD_LOGIC;
    signal layer8_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_3 : STD_LOGIC;
    signal layer8_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_2 : STD_LOGIC;
    signal layer8_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V_1 : STD_LOGIC;
    signal layer8_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer8_out_V : STD_LOGIC;
    signal layer8_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_V : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_channel_done_layer9_out_V_15 : STD_LOGIC;
    signal layer9_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_14 : STD_LOGIC;
    signal layer9_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_13 : STD_LOGIC;
    signal layer9_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_12 : STD_LOGIC;
    signal layer9_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_11 : STD_LOGIC;
    signal layer9_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_10 : STD_LOGIC;
    signal layer9_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_9 : STD_LOGIC;
    signal layer9_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_8 : STD_LOGIC;
    signal layer9_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_7 : STD_LOGIC;
    signal layer9_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_6 : STD_LOGIC;
    signal layer9_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_5 : STD_LOGIC;
    signal layer9_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_4 : STD_LOGIC;
    signal layer9_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_3 : STD_LOGIC;
    signal layer9_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_2 : STD_LOGIC;
    signal layer9_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V_1 : STD_LOGIC;
    signal layer9_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer9_out_V : STD_LOGIC;
    signal layer9_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_V : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer10_out_V_23 : STD_LOGIC;
    signal layer10_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_22 : STD_LOGIC;
    signal layer10_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_21 : STD_LOGIC;
    signal layer10_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_20 : STD_LOGIC;
    signal layer10_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_19 : STD_LOGIC;
    signal layer10_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_18 : STD_LOGIC;
    signal layer10_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_17 : STD_LOGIC;
    signal layer10_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_16 : STD_LOGIC;
    signal layer10_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_15 : STD_LOGIC;
    signal layer10_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_14 : STD_LOGIC;
    signal layer10_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_13 : STD_LOGIC;
    signal layer10_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_12 : STD_LOGIC;
    signal layer10_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_11 : STD_LOGIC;
    signal layer10_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_10 : STD_LOGIC;
    signal layer10_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_9 : STD_LOGIC;
    signal layer10_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_8 : STD_LOGIC;
    signal layer10_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_7 : STD_LOGIC;
    signal layer10_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_6 : STD_LOGIC;
    signal layer10_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_5 : STD_LOGIC;
    signal layer10_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_4 : STD_LOGIC;
    signal layer10_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_3 : STD_LOGIC;
    signal layer10_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_2 : STD_LOGIC;
    signal layer10_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V_1 : STD_LOGIC;
    signal layer10_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer10_out_V : STD_LOGIC;
    signal layer10_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_V : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer12_out_V_23 : STD_LOGIC;
    signal layer12_out_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_23 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_22 : STD_LOGIC;
    signal layer12_out_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_22 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_21 : STD_LOGIC;
    signal layer12_out_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_21 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_20 : STD_LOGIC;
    signal layer12_out_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_20 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_19 : STD_LOGIC;
    signal layer12_out_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_19 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_18 : STD_LOGIC;
    signal layer12_out_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_18 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_17 : STD_LOGIC;
    signal layer12_out_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_17 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_16 : STD_LOGIC;
    signal layer12_out_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_16 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_15 : STD_LOGIC;
    signal layer12_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_14 : STD_LOGIC;
    signal layer12_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_13 : STD_LOGIC;
    signal layer12_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_12 : STD_LOGIC;
    signal layer12_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_11 : STD_LOGIC;
    signal layer12_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_10 : STD_LOGIC;
    signal layer12_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_9 : STD_LOGIC;
    signal layer12_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_8 : STD_LOGIC;
    signal layer12_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_7 : STD_LOGIC;
    signal layer12_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_6 : STD_LOGIC;
    signal layer12_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_5 : STD_LOGIC;
    signal layer12_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_4 : STD_LOGIC;
    signal layer12_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_3 : STD_LOGIC;
    signal layer12_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_2 : STD_LOGIC;
    signal layer12_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V_1 : STD_LOGIC;
    signal layer12_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer12_out_V : STD_LOGIC;
    signal layer12_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer12_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer12_out_V : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10 : STD_LOGIC_VECTOR (9 downto 0);
    signal pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_channel_done_layer13_out_V_11 : STD_LOGIC;
    signal layer13_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_10 : STD_LOGIC;
    signal layer13_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_9 : STD_LOGIC;
    signal layer13_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_8 : STD_LOGIC;
    signal layer13_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_7 : STD_LOGIC;
    signal layer13_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_6 : STD_LOGIC;
    signal layer13_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_5 : STD_LOGIC;
    signal layer13_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_4 : STD_LOGIC;
    signal layer13_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_3 : STD_LOGIC;
    signal layer13_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_2 : STD_LOGIC;
    signal layer13_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V_1 : STD_LOGIC;
    signal layer13_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer13_out_V : STD_LOGIC;
    signal layer13_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer13_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer13_out_V : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready : STD_LOGIC;
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer15_out_V_9 : STD_LOGIC;
    signal layer15_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_8 : STD_LOGIC;
    signal layer15_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_7 : STD_LOGIC;
    signal layer15_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_6 : STD_LOGIC;
    signal layer15_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_5 : STD_LOGIC;
    signal layer15_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_4 : STD_LOGIC;
    signal layer15_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_3 : STD_LOGIC;
    signal layer15_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_2 : STD_LOGIC;
    signal layer15_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V_1 : STD_LOGIC;
    signal layer15_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer15_out_V : STD_LOGIC;
    signal layer15_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer15_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer15_out_V : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer17_out_V_9 : STD_LOGIC;
    signal layer17_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_8 : STD_LOGIC;
    signal layer17_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_7 : STD_LOGIC;
    signal layer17_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_6 : STD_LOGIC;
    signal layer17_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_5 : STD_LOGIC;
    signal layer17_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_4 : STD_LOGIC;
    signal layer17_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_3 : STD_LOGIC;
    signal layer17_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_2 : STD_LOGIC;
    signal layer17_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V_1 : STD_LOGIC;
    signal layer17_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer17_out_V : STD_LOGIC;
    signal layer17_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer17_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer17_out_V : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer18_out_V_9 : STD_LOGIC;
    signal layer18_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_8 : STD_LOGIC;
    signal layer18_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_7 : STD_LOGIC;
    signal layer18_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_6 : STD_LOGIC;
    signal layer18_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_5 : STD_LOGIC;
    signal layer18_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_4 : STD_LOGIC;
    signal layer18_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_3 : STD_LOGIC;
    signal layer18_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_2 : STD_LOGIC;
    signal layer18_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V_1 : STD_LOGIC;
    signal layer18_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer18_out_V : STD_LOGIC;
    signal layer18_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer18_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer18_out_V : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_channel_done_layer19_out_V_15 : STD_LOGIC;
    signal layer19_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_14 : STD_LOGIC;
    signal layer19_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_13 : STD_LOGIC;
    signal layer19_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_12 : STD_LOGIC;
    signal layer19_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_11 : STD_LOGIC;
    signal layer19_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_10 : STD_LOGIC;
    signal layer19_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_9 : STD_LOGIC;
    signal layer19_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_8 : STD_LOGIC;
    signal layer19_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_7 : STD_LOGIC;
    signal layer19_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_6 : STD_LOGIC;
    signal layer19_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_5 : STD_LOGIC;
    signal layer19_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_4 : STD_LOGIC;
    signal layer19_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_3 : STD_LOGIC;
    signal layer19_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_2 : STD_LOGIC;
    signal layer19_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V_1 : STD_LOGIC;
    signal layer19_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer19_out_V : STD_LOGIC;
    signal layer19_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer19_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer19_out_V : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready : STD_LOGIC;
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer21_out_V_15 : STD_LOGIC;
    signal layer21_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_14 : STD_LOGIC;
    signal layer21_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_13 : STD_LOGIC;
    signal layer21_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_12 : STD_LOGIC;
    signal layer21_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_11 : STD_LOGIC;
    signal layer21_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_10 : STD_LOGIC;
    signal layer21_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_9 : STD_LOGIC;
    signal layer21_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_8 : STD_LOGIC;
    signal layer21_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_7 : STD_LOGIC;
    signal layer21_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_6 : STD_LOGIC;
    signal layer21_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_5 : STD_LOGIC;
    signal layer21_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_4 : STD_LOGIC;
    signal layer21_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_3 : STD_LOGIC;
    signal layer21_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_2 : STD_LOGIC;
    signal layer21_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V_1 : STD_LOGIC;
    signal layer21_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer21_out_V : STD_LOGIC;
    signal layer21_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer21_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer21_out_V : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer22_out_V_15 : STD_LOGIC;
    signal layer22_out_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_15 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_14 : STD_LOGIC;
    signal layer22_out_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_14 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_13 : STD_LOGIC;
    signal layer22_out_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_13 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_12 : STD_LOGIC;
    signal layer22_out_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_12 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_11 : STD_LOGIC;
    signal layer22_out_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_11 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_10 : STD_LOGIC;
    signal layer22_out_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_10 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_9 : STD_LOGIC;
    signal layer22_out_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_9 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_8 : STD_LOGIC;
    signal layer22_out_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_8 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_7 : STD_LOGIC;
    signal layer22_out_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_7 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_6 : STD_LOGIC;
    signal layer22_out_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_6 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_5 : STD_LOGIC;
    signal layer22_out_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_5 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_4 : STD_LOGIC;
    signal layer22_out_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_4 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_3 : STD_LOGIC;
    signal layer22_out_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_3 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_2 : STD_LOGIC;
    signal layer22_out_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_2 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V_1 : STD_LOGIC;
    signal layer22_out_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V_1 : STD_LOGIC;
    signal ap_channel_done_layer22_out_V : STD_LOGIC;
    signal layer22_out_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer22_out_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer22_out_V : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0 : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0 : STD_LOGIC;
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write : STD_LOGIC;
    signal i_c_i_full_n : STD_LOGIC;
    signal i_c_i_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal i_c_i_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal i_c_i_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal i_c_i_empty_n : STD_LOGIC;
    signal layer2_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_empty_n : STD_LOGIC;
    signal layer2_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_1_empty_n : STD_LOGIC;
    signal layer2_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_2_empty_n : STD_LOGIC;
    signal layer2_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_3_empty_n : STD_LOGIC;
    signal layer2_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_4_empty_n : STD_LOGIC;
    signal layer2_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_5_empty_n : STD_LOGIC;
    signal layer2_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_6_empty_n : STD_LOGIC;
    signal layer2_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_7_empty_n : STD_LOGIC;
    signal layer2_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_8_empty_n : STD_LOGIC;
    signal layer2_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_9_empty_n : STD_LOGIC;
    signal layer2_out_V_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_10_empty_n : STD_LOGIC;
    signal layer2_out_V_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_11_empty_n : STD_LOGIC;
    signal layer2_out_V_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_12_empty_n : STD_LOGIC;
    signal layer2_out_V_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_13_empty_n : STD_LOGIC;
    signal layer2_out_V_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_14_empty_n : STD_LOGIC;
    signal layer2_out_V_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_15_empty_n : STD_LOGIC;
    signal layer2_out_V_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_16_empty_n : STD_LOGIC;
    signal layer2_out_V_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_17_empty_n : STD_LOGIC;
    signal layer2_out_V_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_18_empty_n : STD_LOGIC;
    signal layer2_out_V_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_19_empty_n : STD_LOGIC;
    signal layer2_out_V_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_20_empty_n : STD_LOGIC;
    signal layer2_out_V_21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_21_empty_n : STD_LOGIC;
    signal layer2_out_V_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_22_empty_n : STD_LOGIC;
    signal layer2_out_V_23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_23_empty_n : STD_LOGIC;
    signal layer2_out_V_24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_24_empty_n : STD_LOGIC;
    signal layer2_out_V_25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_25_empty_n : STD_LOGIC;
    signal layer2_out_V_26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_26_empty_n : STD_LOGIC;
    signal layer2_out_V_27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_27_empty_n : STD_LOGIC;
    signal layer2_out_V_28_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_28_empty_n : STD_LOGIC;
    signal layer2_out_V_29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_29_empty_n : STD_LOGIC;
    signal layer2_out_V_30_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_30_empty_n : STD_LOGIC;
    signal layer2_out_V_31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_31_empty_n : STD_LOGIC;
    signal layer2_out_V_32_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_32_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_32_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_32_empty_n : STD_LOGIC;
    signal layer2_out_V_33_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_33_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_33_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_33_empty_n : STD_LOGIC;
    signal layer2_out_V_34_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_34_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_34_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_34_empty_n : STD_LOGIC;
    signal layer2_out_V_35_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_35_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_35_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_35_empty_n : STD_LOGIC;
    signal layer2_out_V_36_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_36_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_36_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_36_empty_n : STD_LOGIC;
    signal layer2_out_V_37_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_37_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_37_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_37_empty_n : STD_LOGIC;
    signal layer2_out_V_38_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_38_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_38_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_38_empty_n : STD_LOGIC;
    signal layer2_out_V_39_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_39_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_39_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_39_empty_n : STD_LOGIC;
    signal layer2_out_V_40_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_40_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_40_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_40_empty_n : STD_LOGIC;
    signal layer2_out_V_41_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_41_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_41_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_41_empty_n : STD_LOGIC;
    signal layer2_out_V_42_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_42_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_42_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_42_empty_n : STD_LOGIC;
    signal layer2_out_V_43_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_43_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_43_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_43_empty_n : STD_LOGIC;
    signal layer2_out_V_44_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_44_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_44_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_44_empty_n : STD_LOGIC;
    signal layer2_out_V_45_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_45_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_45_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_45_empty_n : STD_LOGIC;
    signal layer2_out_V_46_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_46_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_46_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_46_empty_n : STD_LOGIC;
    signal layer2_out_V_47_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_47_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_47_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_47_empty_n : STD_LOGIC;
    signal layer2_out_V_48_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_48_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_48_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_48_empty_n : STD_LOGIC;
    signal layer2_out_V_49_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_49_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_49_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_49_empty_n : STD_LOGIC;
    signal layer2_out_V_50_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_50_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_50_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_50_empty_n : STD_LOGIC;
    signal layer2_out_V_51_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_51_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_51_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_51_empty_n : STD_LOGIC;
    signal layer2_out_V_52_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_52_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_52_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_52_empty_n : STD_LOGIC;
    signal layer2_out_V_53_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_53_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_53_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_53_empty_n : STD_LOGIC;
    signal layer2_out_V_54_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_54_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_54_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_54_empty_n : STD_LOGIC;
    signal layer2_out_V_55_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_55_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_55_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_55_empty_n : STD_LOGIC;
    signal layer2_out_V_56_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_56_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_56_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_56_empty_n : STD_LOGIC;
    signal layer2_out_V_57_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_57_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_57_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_57_empty_n : STD_LOGIC;
    signal layer2_out_V_58_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_58_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_58_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_58_empty_n : STD_LOGIC;
    signal layer2_out_V_59_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_59_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_59_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_59_empty_n : STD_LOGIC;
    signal layer2_out_V_60_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_60_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_60_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_60_empty_n : STD_LOGIC;
    signal layer2_out_V_61_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_61_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_61_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_61_empty_n : STD_LOGIC;
    signal layer2_out_V_62_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_62_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_62_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_62_empty_n : STD_LOGIC;
    signal layer2_out_V_63_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_63_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_63_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_V_63_empty_n : STD_LOGIC;
    signal layer4_out_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_empty_n : STD_LOGIC;
    signal layer4_out_V_1_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_1_empty_n : STD_LOGIC;
    signal layer4_out_V_2_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_2_empty_n : STD_LOGIC;
    signal layer4_out_V_3_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_3_empty_n : STD_LOGIC;
    signal layer4_out_V_4_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_4_empty_n : STD_LOGIC;
    signal layer4_out_V_5_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_5_empty_n : STD_LOGIC;
    signal layer4_out_V_6_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_6_empty_n : STD_LOGIC;
    signal layer4_out_V_7_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_7_empty_n : STD_LOGIC;
    signal layer4_out_V_8_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_8_empty_n : STD_LOGIC;
    signal layer4_out_V_9_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_9_empty_n : STD_LOGIC;
    signal layer4_out_V_10_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_10_empty_n : STD_LOGIC;
    signal layer4_out_V_11_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_11_empty_n : STD_LOGIC;
    signal layer4_out_V_12_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_12_empty_n : STD_LOGIC;
    signal layer4_out_V_13_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_13_empty_n : STD_LOGIC;
    signal layer4_out_V_14_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_14_empty_n : STD_LOGIC;
    signal layer4_out_V_15_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_15_empty_n : STD_LOGIC;
    signal layer4_out_V_16_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_16_empty_n : STD_LOGIC;
    signal layer4_out_V_17_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_17_empty_n : STD_LOGIC;
    signal layer4_out_V_18_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_18_empty_n : STD_LOGIC;
    signal layer4_out_V_19_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_19_empty_n : STD_LOGIC;
    signal layer4_out_V_20_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_20_empty_n : STD_LOGIC;
    signal layer4_out_V_21_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_21_empty_n : STD_LOGIC;
    signal layer4_out_V_22_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_22_empty_n : STD_LOGIC;
    signal layer4_out_V_23_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_23_empty_n : STD_LOGIC;
    signal layer4_out_V_24_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_24_empty_n : STD_LOGIC;
    signal layer4_out_V_25_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_25_empty_n : STD_LOGIC;
    signal layer4_out_V_26_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_26_empty_n : STD_LOGIC;
    signal layer4_out_V_27_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_27_empty_n : STD_LOGIC;
    signal layer4_out_V_28_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_28_empty_n : STD_LOGIC;
    signal layer4_out_V_29_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_29_empty_n : STD_LOGIC;
    signal layer4_out_V_30_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_30_empty_n : STD_LOGIC;
    signal layer4_out_V_31_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_31_empty_n : STD_LOGIC;
    signal layer4_out_V_32_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_32_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_32_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_32_empty_n : STD_LOGIC;
    signal layer4_out_V_33_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_33_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_33_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_33_empty_n : STD_LOGIC;
    signal layer4_out_V_34_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_34_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_34_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_34_empty_n : STD_LOGIC;
    signal layer4_out_V_35_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_35_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_35_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_35_empty_n : STD_LOGIC;
    signal layer4_out_V_36_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_36_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_36_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_36_empty_n : STD_LOGIC;
    signal layer4_out_V_37_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_37_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_37_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_37_empty_n : STD_LOGIC;
    signal layer4_out_V_38_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_38_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_38_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_38_empty_n : STD_LOGIC;
    signal layer4_out_V_39_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_39_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_39_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_39_empty_n : STD_LOGIC;
    signal layer4_out_V_40_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_40_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_40_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_40_empty_n : STD_LOGIC;
    signal layer4_out_V_41_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_41_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_41_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_41_empty_n : STD_LOGIC;
    signal layer4_out_V_42_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_42_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_42_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_42_empty_n : STD_LOGIC;
    signal layer4_out_V_43_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_43_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_43_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_43_empty_n : STD_LOGIC;
    signal layer4_out_V_44_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_44_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_44_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_44_empty_n : STD_LOGIC;
    signal layer4_out_V_45_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_45_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_45_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_45_empty_n : STD_LOGIC;
    signal layer4_out_V_46_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_46_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_46_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_46_empty_n : STD_LOGIC;
    signal layer4_out_V_47_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_47_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_47_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_47_empty_n : STD_LOGIC;
    signal layer4_out_V_48_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_48_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_48_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_48_empty_n : STD_LOGIC;
    signal layer4_out_V_49_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_49_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_49_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_49_empty_n : STD_LOGIC;
    signal layer4_out_V_50_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_50_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_50_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_50_empty_n : STD_LOGIC;
    signal layer4_out_V_51_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_51_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_51_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_51_empty_n : STD_LOGIC;
    signal layer4_out_V_52_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_52_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_52_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_52_empty_n : STD_LOGIC;
    signal layer4_out_V_53_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_53_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_53_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_53_empty_n : STD_LOGIC;
    signal layer4_out_V_54_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_54_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_54_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_54_empty_n : STD_LOGIC;
    signal layer4_out_V_55_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_55_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_55_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_55_empty_n : STD_LOGIC;
    signal layer4_out_V_56_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_56_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_56_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_56_empty_n : STD_LOGIC;
    signal layer4_out_V_57_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_57_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_57_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_57_empty_n : STD_LOGIC;
    signal layer4_out_V_58_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_58_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_58_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_58_empty_n : STD_LOGIC;
    signal layer4_out_V_59_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_59_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_59_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_59_empty_n : STD_LOGIC;
    signal layer4_out_V_60_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_60_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_60_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_60_empty_n : STD_LOGIC;
    signal layer4_out_V_61_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_61_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_61_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_61_empty_n : STD_LOGIC;
    signal layer4_out_V_62_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_62_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_62_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_62_empty_n : STD_LOGIC;
    signal layer4_out_V_63_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_V_63_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_63_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_V_63_empty_n : STD_LOGIC;
    signal layer5_out_V_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_empty_n : STD_LOGIC;
    signal layer5_out_V_1_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_1_empty_n : STD_LOGIC;
    signal layer5_out_V_2_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_2_empty_n : STD_LOGIC;
    signal layer5_out_V_3_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_3_empty_n : STD_LOGIC;
    signal layer5_out_V_4_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_4_empty_n : STD_LOGIC;
    signal layer5_out_V_5_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_5_empty_n : STD_LOGIC;
    signal layer5_out_V_6_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_6_empty_n : STD_LOGIC;
    signal layer5_out_V_7_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_7_empty_n : STD_LOGIC;
    signal layer5_out_V_8_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_8_empty_n : STD_LOGIC;
    signal layer5_out_V_9_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_9_empty_n : STD_LOGIC;
    signal layer5_out_V_10_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_10_empty_n : STD_LOGIC;
    signal layer5_out_V_11_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_11_empty_n : STD_LOGIC;
    signal layer5_out_V_12_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_12_empty_n : STD_LOGIC;
    signal layer5_out_V_13_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_13_empty_n : STD_LOGIC;
    signal layer5_out_V_14_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_14_empty_n : STD_LOGIC;
    signal layer5_out_V_15_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_15_empty_n : STD_LOGIC;
    signal layer5_out_V_16_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_16_empty_n : STD_LOGIC;
    signal layer5_out_V_17_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_17_empty_n : STD_LOGIC;
    signal layer5_out_V_18_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_18_empty_n : STD_LOGIC;
    signal layer5_out_V_19_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_19_empty_n : STD_LOGIC;
    signal layer5_out_V_20_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_20_empty_n : STD_LOGIC;
    signal layer5_out_V_21_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_21_empty_n : STD_LOGIC;
    signal layer5_out_V_22_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_22_empty_n : STD_LOGIC;
    signal layer5_out_V_23_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_23_empty_n : STD_LOGIC;
    signal layer5_out_V_24_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_24_empty_n : STD_LOGIC;
    signal layer5_out_V_25_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_25_empty_n : STD_LOGIC;
    signal layer5_out_V_26_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_26_empty_n : STD_LOGIC;
    signal layer5_out_V_27_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_27_empty_n : STD_LOGIC;
    signal layer5_out_V_28_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_28_empty_n : STD_LOGIC;
    signal layer5_out_V_29_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_29_empty_n : STD_LOGIC;
    signal layer5_out_V_30_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_30_empty_n : STD_LOGIC;
    signal layer5_out_V_31_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_V_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_V_31_empty_n : STD_LOGIC;
    signal layer6_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_empty_n : STD_LOGIC;
    signal layer6_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_1_empty_n : STD_LOGIC;
    signal layer6_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_2_empty_n : STD_LOGIC;
    signal layer6_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_3_empty_n : STD_LOGIC;
    signal layer6_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_4_empty_n : STD_LOGIC;
    signal layer6_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_5_empty_n : STD_LOGIC;
    signal layer6_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_6_empty_n : STD_LOGIC;
    signal layer6_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_7_empty_n : STD_LOGIC;
    signal layer6_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_8_empty_n : STD_LOGIC;
    signal layer6_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_9_empty_n : STD_LOGIC;
    signal layer6_out_V_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_10_empty_n : STD_LOGIC;
    signal layer6_out_V_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_11_empty_n : STD_LOGIC;
    signal layer6_out_V_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_12_empty_n : STD_LOGIC;
    signal layer6_out_V_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_13_empty_n : STD_LOGIC;
    signal layer6_out_V_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_14_empty_n : STD_LOGIC;
    signal layer6_out_V_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_15_empty_n : STD_LOGIC;
    signal layer6_out_V_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_16_empty_n : STD_LOGIC;
    signal layer6_out_V_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_17_empty_n : STD_LOGIC;
    signal layer6_out_V_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_18_empty_n : STD_LOGIC;
    signal layer6_out_V_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_19_empty_n : STD_LOGIC;
    signal layer6_out_V_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_20_empty_n : STD_LOGIC;
    signal layer6_out_V_21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_21_empty_n : STD_LOGIC;
    signal layer6_out_V_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_22_empty_n : STD_LOGIC;
    signal layer6_out_V_23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_23_empty_n : STD_LOGIC;
    signal layer6_out_V_24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_24_empty_n : STD_LOGIC;
    signal layer6_out_V_25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_25_empty_n : STD_LOGIC;
    signal layer6_out_V_26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_26_empty_n : STD_LOGIC;
    signal layer6_out_V_27_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_27_empty_n : STD_LOGIC;
    signal layer6_out_V_28_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_28_empty_n : STD_LOGIC;
    signal layer6_out_V_29_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_29_empty_n : STD_LOGIC;
    signal layer6_out_V_30_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_30_empty_n : STD_LOGIC;
    signal layer6_out_V_31_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer6_out_V_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer6_out_V_31_empty_n : STD_LOGIC;
    signal layer8_out_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_empty_n : STD_LOGIC;
    signal layer8_out_V_1_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_1_empty_n : STD_LOGIC;
    signal layer8_out_V_2_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_2_empty_n : STD_LOGIC;
    signal layer8_out_V_3_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_3_empty_n : STD_LOGIC;
    signal layer8_out_V_4_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_4_empty_n : STD_LOGIC;
    signal layer8_out_V_5_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_5_empty_n : STD_LOGIC;
    signal layer8_out_V_6_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_6_empty_n : STD_LOGIC;
    signal layer8_out_V_7_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_7_empty_n : STD_LOGIC;
    signal layer8_out_V_8_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_8_empty_n : STD_LOGIC;
    signal layer8_out_V_9_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_9_empty_n : STD_LOGIC;
    signal layer8_out_V_10_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_10_empty_n : STD_LOGIC;
    signal layer8_out_V_11_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_11_empty_n : STD_LOGIC;
    signal layer8_out_V_12_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_12_empty_n : STD_LOGIC;
    signal layer8_out_V_13_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_13_empty_n : STD_LOGIC;
    signal layer8_out_V_14_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_14_empty_n : STD_LOGIC;
    signal layer8_out_V_15_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_15_empty_n : STD_LOGIC;
    signal layer8_out_V_16_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_16_empty_n : STD_LOGIC;
    signal layer8_out_V_17_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_17_empty_n : STD_LOGIC;
    signal layer8_out_V_18_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_18_empty_n : STD_LOGIC;
    signal layer8_out_V_19_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_19_empty_n : STD_LOGIC;
    signal layer8_out_V_20_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_20_empty_n : STD_LOGIC;
    signal layer8_out_V_21_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_21_empty_n : STD_LOGIC;
    signal layer8_out_V_22_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_22_empty_n : STD_LOGIC;
    signal layer8_out_V_23_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_23_empty_n : STD_LOGIC;
    signal layer8_out_V_24_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_24_empty_n : STD_LOGIC;
    signal layer8_out_V_25_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_25_empty_n : STD_LOGIC;
    signal layer8_out_V_26_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_26_empty_n : STD_LOGIC;
    signal layer8_out_V_27_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_27_empty_n : STD_LOGIC;
    signal layer8_out_V_28_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_28_empty_n : STD_LOGIC;
    signal layer8_out_V_29_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_29_empty_n : STD_LOGIC;
    signal layer8_out_V_30_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_30_empty_n : STD_LOGIC;
    signal layer8_out_V_31_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_V_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer8_out_V_31_empty_n : STD_LOGIC;
    signal layer9_out_V_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_empty_n : STD_LOGIC;
    signal layer9_out_V_1_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_1_empty_n : STD_LOGIC;
    signal layer9_out_V_2_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_2_empty_n : STD_LOGIC;
    signal layer9_out_V_3_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_3_empty_n : STD_LOGIC;
    signal layer9_out_V_4_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_4_empty_n : STD_LOGIC;
    signal layer9_out_V_5_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_5_empty_n : STD_LOGIC;
    signal layer9_out_V_6_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_6_empty_n : STD_LOGIC;
    signal layer9_out_V_7_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_7_empty_n : STD_LOGIC;
    signal layer9_out_V_8_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_8_empty_n : STD_LOGIC;
    signal layer9_out_V_9_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_9_empty_n : STD_LOGIC;
    signal layer9_out_V_10_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_10_empty_n : STD_LOGIC;
    signal layer9_out_V_11_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_11_empty_n : STD_LOGIC;
    signal layer9_out_V_12_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_12_empty_n : STD_LOGIC;
    signal layer9_out_V_13_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_13_empty_n : STD_LOGIC;
    signal layer9_out_V_14_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_14_empty_n : STD_LOGIC;
    signal layer9_out_V_15_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer9_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_V_15_empty_n : STD_LOGIC;
    signal layer10_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_empty_n : STD_LOGIC;
    signal layer10_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_1_empty_n : STD_LOGIC;
    signal layer10_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_2_empty_n : STD_LOGIC;
    signal layer10_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_3_empty_n : STD_LOGIC;
    signal layer10_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_4_empty_n : STD_LOGIC;
    signal layer10_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_5_empty_n : STD_LOGIC;
    signal layer10_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_6_empty_n : STD_LOGIC;
    signal layer10_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_7_empty_n : STD_LOGIC;
    signal layer10_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_8_empty_n : STD_LOGIC;
    signal layer10_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_9_empty_n : STD_LOGIC;
    signal layer10_out_V_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_10_empty_n : STD_LOGIC;
    signal layer10_out_V_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_11_empty_n : STD_LOGIC;
    signal layer10_out_V_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_12_empty_n : STD_LOGIC;
    signal layer10_out_V_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_13_empty_n : STD_LOGIC;
    signal layer10_out_V_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_14_empty_n : STD_LOGIC;
    signal layer10_out_V_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_15_empty_n : STD_LOGIC;
    signal layer10_out_V_16_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_16_empty_n : STD_LOGIC;
    signal layer10_out_V_17_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_17_empty_n : STD_LOGIC;
    signal layer10_out_V_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_18_empty_n : STD_LOGIC;
    signal layer10_out_V_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_19_empty_n : STD_LOGIC;
    signal layer10_out_V_20_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_20_empty_n : STD_LOGIC;
    signal layer10_out_V_21_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_21_empty_n : STD_LOGIC;
    signal layer10_out_V_22_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_22_empty_n : STD_LOGIC;
    signal layer10_out_V_23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_V_23_empty_n : STD_LOGIC;
    signal layer12_out_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_empty_n : STD_LOGIC;
    signal layer12_out_V_1_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_1_empty_n : STD_LOGIC;
    signal layer12_out_V_2_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_2_empty_n : STD_LOGIC;
    signal layer12_out_V_3_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_3_empty_n : STD_LOGIC;
    signal layer12_out_V_4_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_4_empty_n : STD_LOGIC;
    signal layer12_out_V_5_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_5_empty_n : STD_LOGIC;
    signal layer12_out_V_6_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_6_empty_n : STD_LOGIC;
    signal layer12_out_V_7_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_7_empty_n : STD_LOGIC;
    signal layer12_out_V_8_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_8_empty_n : STD_LOGIC;
    signal layer12_out_V_9_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_9_empty_n : STD_LOGIC;
    signal layer12_out_V_10_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_10_empty_n : STD_LOGIC;
    signal layer12_out_V_11_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_11_empty_n : STD_LOGIC;
    signal layer12_out_V_12_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_12_empty_n : STD_LOGIC;
    signal layer12_out_V_13_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_13_empty_n : STD_LOGIC;
    signal layer12_out_V_14_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_14_empty_n : STD_LOGIC;
    signal layer12_out_V_15_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_15_empty_n : STD_LOGIC;
    signal layer12_out_V_16_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_16_empty_n : STD_LOGIC;
    signal layer12_out_V_17_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_17_empty_n : STD_LOGIC;
    signal layer12_out_V_18_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_18_empty_n : STD_LOGIC;
    signal layer12_out_V_19_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_19_empty_n : STD_LOGIC;
    signal layer12_out_V_20_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_20_empty_n : STD_LOGIC;
    signal layer12_out_V_21_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_21_empty_n : STD_LOGIC;
    signal layer12_out_V_22_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_22_empty_n : STD_LOGIC;
    signal layer12_out_V_23_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_V_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_V_23_empty_n : STD_LOGIC;
    signal layer13_out_V_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_empty_n : STD_LOGIC;
    signal layer13_out_V_1_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_1_empty_n : STD_LOGIC;
    signal layer13_out_V_2_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_2_empty_n : STD_LOGIC;
    signal layer13_out_V_3_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_3_empty_n : STD_LOGIC;
    signal layer13_out_V_4_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_4_empty_n : STD_LOGIC;
    signal layer13_out_V_5_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_5_empty_n : STD_LOGIC;
    signal layer13_out_V_6_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_6_empty_n : STD_LOGIC;
    signal layer13_out_V_7_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_7_empty_n : STD_LOGIC;
    signal layer13_out_V_8_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_8_empty_n : STD_LOGIC;
    signal layer13_out_V_9_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_9_empty_n : STD_LOGIC;
    signal layer13_out_V_10_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_10_empty_n : STD_LOGIC;
    signal layer13_out_V_11_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal layer13_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_V_11_empty_n : STD_LOGIC;
    signal layer15_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_empty_n : STD_LOGIC;
    signal layer15_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_1_empty_n : STD_LOGIC;
    signal layer15_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_2_empty_n : STD_LOGIC;
    signal layer15_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_3_empty_n : STD_LOGIC;
    signal layer15_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_4_empty_n : STD_LOGIC;
    signal layer15_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_5_empty_n : STD_LOGIC;
    signal layer15_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_6_empty_n : STD_LOGIC;
    signal layer15_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_7_empty_n : STD_LOGIC;
    signal layer15_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_8_empty_n : STD_LOGIC;
    signal layer15_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer15_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_V_9_empty_n : STD_LOGIC;
    signal layer17_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_empty_n : STD_LOGIC;
    signal layer17_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_1_empty_n : STD_LOGIC;
    signal layer17_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_2_empty_n : STD_LOGIC;
    signal layer17_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_3_empty_n : STD_LOGIC;
    signal layer17_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_4_empty_n : STD_LOGIC;
    signal layer17_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_5_empty_n : STD_LOGIC;
    signal layer17_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_6_empty_n : STD_LOGIC;
    signal layer17_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_7_empty_n : STD_LOGIC;
    signal layer17_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_8_empty_n : STD_LOGIC;
    signal layer17_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer17_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_V_9_empty_n : STD_LOGIC;
    signal layer18_out_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_empty_n : STD_LOGIC;
    signal layer18_out_V_1_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_1_empty_n : STD_LOGIC;
    signal layer18_out_V_2_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_2_empty_n : STD_LOGIC;
    signal layer18_out_V_3_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_3_empty_n : STD_LOGIC;
    signal layer18_out_V_4_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_4_empty_n : STD_LOGIC;
    signal layer18_out_V_5_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_5_empty_n : STD_LOGIC;
    signal layer18_out_V_6_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_6_empty_n : STD_LOGIC;
    signal layer18_out_V_7_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_7_empty_n : STD_LOGIC;
    signal layer18_out_V_8_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_8_empty_n : STD_LOGIC;
    signal layer18_out_V_9_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer18_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_V_9_empty_n : STD_LOGIC;
    signal layer19_out_V_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_empty_n : STD_LOGIC;
    signal layer19_out_V_1_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_1_empty_n : STD_LOGIC;
    signal layer19_out_V_2_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_2_empty_n : STD_LOGIC;
    signal layer19_out_V_3_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_3_empty_n : STD_LOGIC;
    signal layer19_out_V_4_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_4_empty_n : STD_LOGIC;
    signal layer19_out_V_5_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_5_empty_n : STD_LOGIC;
    signal layer19_out_V_6_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_6_empty_n : STD_LOGIC;
    signal layer19_out_V_7_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_7_empty_n : STD_LOGIC;
    signal layer19_out_V_8_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_8_empty_n : STD_LOGIC;
    signal layer19_out_V_9_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_9_empty_n : STD_LOGIC;
    signal layer19_out_V_10_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_10_empty_n : STD_LOGIC;
    signal layer19_out_V_11_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_11_empty_n : STD_LOGIC;
    signal layer19_out_V_12_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_12_empty_n : STD_LOGIC;
    signal layer19_out_V_13_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_13_empty_n : STD_LOGIC;
    signal layer19_out_V_14_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_14_empty_n : STD_LOGIC;
    signal layer19_out_V_15_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal layer19_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_V_15_empty_n : STD_LOGIC;
    signal layer21_out_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_empty_n : STD_LOGIC;
    signal layer21_out_V_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_1_empty_n : STD_LOGIC;
    signal layer21_out_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_2_empty_n : STD_LOGIC;
    signal layer21_out_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_3_empty_n : STD_LOGIC;
    signal layer21_out_V_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_4_empty_n : STD_LOGIC;
    signal layer21_out_V_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_5_empty_n : STD_LOGIC;
    signal layer21_out_V_6_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_6_empty_n : STD_LOGIC;
    signal layer21_out_V_7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_7_empty_n : STD_LOGIC;
    signal layer21_out_V_8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_8_empty_n : STD_LOGIC;
    signal layer21_out_V_9_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_9_empty_n : STD_LOGIC;
    signal layer21_out_V_10_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_10_empty_n : STD_LOGIC;
    signal layer21_out_V_11_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_11_empty_n : STD_LOGIC;
    signal layer21_out_V_12_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_12_empty_n : STD_LOGIC;
    signal layer21_out_V_13_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_13_empty_n : STD_LOGIC;
    signal layer21_out_V_14_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_14_empty_n : STD_LOGIC;
    signal layer21_out_V_15_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_V_15_empty_n : STD_LOGIC;
    signal layer22_out_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_empty_n : STD_LOGIC;
    signal layer22_out_V_1_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_1_empty_n : STD_LOGIC;
    signal layer22_out_V_2_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_2_empty_n : STD_LOGIC;
    signal layer22_out_V_3_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_3_empty_n : STD_LOGIC;
    signal layer22_out_V_4_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_4_empty_n : STD_LOGIC;
    signal layer22_out_V_5_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_5_empty_n : STD_LOGIC;
    signal layer22_out_V_6_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_6_empty_n : STD_LOGIC;
    signal layer22_out_V_7_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_7_empty_n : STD_LOGIC;
    signal layer22_out_V_8_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_8_empty_n : STD_LOGIC;
    signal layer22_out_V_9_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_9_empty_n : STD_LOGIC;
    signal layer22_out_V_10_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_10_empty_n : STD_LOGIC;
    signal layer22_out_V_11_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_11_empty_n : STD_LOGIC;
    signal layer22_out_V_12_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_12_empty_n : STD_LOGIC;
    signal layer22_out_V_13_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_13_empty_n : STD_LOGIC;
    signal layer22_out_V_14_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_14_empty_n : STD_LOGIC;
    signal layer22_out_V_15_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer22_out_V_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_V_15_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce0 : OUT STD_LOGIC;
        in_buf_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        i : IN STD_LOGIC_VECTOR (12 downto 0);
        i_c_i_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        i_c_i_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        i_c_i_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        i_c_i_full_n : IN STD_LOGIC;
        i_c_i_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (14 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_dout : IN STD_LOGIC_VECTOR (12 downto 0);
        i_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        i_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        i_empty_n : IN STD_LOGIC;
        i_read : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (5 downto 0);
        out_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_ce0 : OUT STD_LOGIC;
        out_buf_we0 : OUT STD_LOGIC;
        out_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component alveo_hls4ml_fifo_w13_d18_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (12 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w6_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w10_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w15_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0 : component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start,
        ap_done => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done,
        ap_continue => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue,
        ap_idle => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle,
        ap_ready => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready,
        in_buf_address0 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0,
        in_buf_ce0 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0,
        in_buf_q0 => in_buf_q0,
        i => i,
        i_c_i_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din,
        i_c_i_num_data_valid => i_c_i_num_data_valid,
        i_c_i_fifo_cap => i_c_i_fifo_cap,
        i_c_i_full_n => i_c_i_full_n,
        i_c_i_write => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write,
        ap_return_0 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0,
        ap_return_1 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1,
        ap_return_2 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2,
        ap_return_3 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3,
        ap_return_4 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4,
        ap_return_5 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5,
        ap_return_6 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6,
        ap_return_7 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7,
        ap_return_8 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8,
        ap_return_9 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9,
        ap_return_10 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10,
        ap_return_11 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11,
        ap_return_12 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12,
        ap_return_13 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13,
        ap_return_14 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14,
        ap_return_15 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15,
        ap_return_16 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16,
        ap_return_17 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17,
        ap_return_18 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18,
        ap_return_19 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19,
        ap_return_20 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20,
        ap_return_21 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21,
        ap_return_22 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22,
        ap_return_23 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23,
        ap_return_24 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24,
        ap_return_25 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25,
        ap_return_26 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26,
        ap_return_27 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27,
        ap_return_28 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28,
        ap_return_29 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29,
        ap_return_30 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30,
        ap_return_31 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31,
        ap_return_32 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32,
        ap_return_33 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33,
        ap_return_34 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34,
        ap_return_35 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35,
        ap_return_36 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36,
        ap_return_37 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37,
        ap_return_38 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38,
        ap_return_39 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39,
        ap_return_40 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40,
        ap_return_41 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41,
        ap_return_42 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42,
        ap_return_43 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43,
        ap_return_44 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44,
        ap_return_45 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45,
        ap_return_46 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46,
        ap_return_47 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47,
        ap_return_48 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48,
        ap_return_49 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49,
        ap_return_50 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50,
        ap_return_51 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51,
        ap_return_52 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52,
        ap_return_53 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53,
        ap_return_54 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54,
        ap_return_55 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55,
        ap_return_56 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56,
        ap_return_57 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57,
        ap_return_58 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58,
        ap_return_59 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59,
        ap_return_60 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60,
        ap_return_61 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61,
        ap_return_62 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62,
        ap_return_63 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0 : component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready,
        ap_ce => ap_const_logic_1,
        p_read => layer2_out_V_dout,
        p_read1 => layer2_out_V_1_dout,
        p_read2 => layer2_out_V_2_dout,
        p_read3 => layer2_out_V_3_dout,
        p_read4 => layer2_out_V_4_dout,
        p_read5 => layer2_out_V_5_dout,
        p_read6 => layer2_out_V_6_dout,
        p_read7 => layer2_out_V_7_dout,
        p_read8 => layer2_out_V_8_dout,
        p_read9 => layer2_out_V_9_dout,
        p_read10 => layer2_out_V_10_dout,
        p_read11 => layer2_out_V_11_dout,
        p_read12 => layer2_out_V_12_dout,
        p_read13 => layer2_out_V_13_dout,
        p_read14 => layer2_out_V_14_dout,
        p_read15 => layer2_out_V_15_dout,
        p_read16 => layer2_out_V_16_dout,
        p_read17 => layer2_out_V_17_dout,
        p_read18 => layer2_out_V_18_dout,
        p_read19 => layer2_out_V_19_dout,
        p_read20 => layer2_out_V_20_dout,
        p_read21 => layer2_out_V_21_dout,
        p_read22 => layer2_out_V_22_dout,
        p_read23 => layer2_out_V_23_dout,
        p_read24 => layer2_out_V_24_dout,
        p_read25 => layer2_out_V_25_dout,
        p_read26 => layer2_out_V_26_dout,
        p_read27 => layer2_out_V_27_dout,
        p_read28 => layer2_out_V_28_dout,
        p_read29 => layer2_out_V_29_dout,
        p_read30 => layer2_out_V_30_dout,
        p_read31 => layer2_out_V_31_dout,
        p_read32 => layer2_out_V_32_dout,
        p_read33 => layer2_out_V_33_dout,
        p_read34 => layer2_out_V_34_dout,
        p_read35 => layer2_out_V_35_dout,
        p_read36 => layer2_out_V_36_dout,
        p_read37 => layer2_out_V_37_dout,
        p_read38 => layer2_out_V_38_dout,
        p_read39 => layer2_out_V_39_dout,
        p_read40 => layer2_out_V_40_dout,
        p_read41 => layer2_out_V_41_dout,
        p_read42 => layer2_out_V_42_dout,
        p_read43 => layer2_out_V_43_dout,
        p_read44 => layer2_out_V_44_dout,
        p_read45 => layer2_out_V_45_dout,
        p_read46 => layer2_out_V_46_dout,
        p_read47 => layer2_out_V_47_dout,
        p_read48 => layer2_out_V_48_dout,
        p_read49 => layer2_out_V_49_dout,
        p_read50 => layer2_out_V_50_dout,
        p_read51 => layer2_out_V_51_dout,
        p_read52 => layer2_out_V_52_dout,
        p_read53 => layer2_out_V_53_dout,
        p_read54 => layer2_out_V_54_dout,
        p_read55 => layer2_out_V_55_dout,
        p_read56 => layer2_out_V_56_dout,
        p_read57 => layer2_out_V_57_dout,
        p_read58 => layer2_out_V_58_dout,
        p_read59 => layer2_out_V_59_dout,
        p_read60 => layer2_out_V_60_dout,
        p_read61 => layer2_out_V_61_dout,
        p_read62 => layer2_out_V_62_dout,
        p_read63 => layer2_out_V_63_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31,
        ap_return_32 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32,
        ap_return_33 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33,
        ap_return_34 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34,
        ap_return_35 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35,
        ap_return_36 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36,
        ap_return_37 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37,
        ap_return_38 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38,
        ap_return_39 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39,
        ap_return_40 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40,
        ap_return_41 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41,
        ap_return_42 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42,
        ap_return_43 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43,
        ap_return_44 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44,
        ap_return_45 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45,
        ap_return_46 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46,
        ap_return_47 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47,
        ap_return_48 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48,
        ap_return_49 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49,
        ap_return_50 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50,
        ap_return_51 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51,
        ap_return_52 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52,
        ap_return_53 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53,
        ap_return_54 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54,
        ap_return_55 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55,
        ap_return_56 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56,
        ap_return_57 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57,
        ap_return_58 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58,
        ap_return_59 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59,
        ap_return_60 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60,
        ap_return_61 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61,
        ap_return_62 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62,
        ap_return_63 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63);

    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0 : component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start,
        ap_done => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done,
        ap_continue => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue,
        ap_idle => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle,
        ap_ready => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready,
        p_read => layer4_out_V_dout,
        p_read1 => layer4_out_V_1_dout,
        p_read2 => layer4_out_V_2_dout,
        p_read3 => layer4_out_V_3_dout,
        p_read4 => layer4_out_V_4_dout,
        p_read5 => layer4_out_V_5_dout,
        p_read6 => layer4_out_V_6_dout,
        p_read7 => layer4_out_V_7_dout,
        p_read8 => layer4_out_V_8_dout,
        p_read9 => layer4_out_V_9_dout,
        p_read10 => layer4_out_V_10_dout,
        p_read11 => layer4_out_V_11_dout,
        p_read12 => layer4_out_V_12_dout,
        p_read13 => layer4_out_V_13_dout,
        p_read14 => layer4_out_V_14_dout,
        p_read15 => layer4_out_V_15_dout,
        p_read16 => layer4_out_V_16_dout,
        p_read17 => layer4_out_V_17_dout,
        p_read18 => layer4_out_V_18_dout,
        p_read19 => layer4_out_V_19_dout,
        p_read20 => layer4_out_V_20_dout,
        p_read21 => layer4_out_V_21_dout,
        p_read22 => layer4_out_V_22_dout,
        p_read23 => layer4_out_V_23_dout,
        p_read24 => layer4_out_V_24_dout,
        p_read25 => layer4_out_V_25_dout,
        p_read26 => layer4_out_V_26_dout,
        p_read27 => layer4_out_V_27_dout,
        p_read28 => layer4_out_V_28_dout,
        p_read29 => layer4_out_V_29_dout,
        p_read30 => layer4_out_V_30_dout,
        p_read31 => layer4_out_V_31_dout,
        p_read32 => layer4_out_V_32_dout,
        p_read33 => layer4_out_V_33_dout,
        p_read34 => layer4_out_V_34_dout,
        p_read35 => layer4_out_V_35_dout,
        p_read36 => layer4_out_V_36_dout,
        p_read37 => layer4_out_V_37_dout,
        p_read38 => layer4_out_V_38_dout,
        p_read39 => layer4_out_V_39_dout,
        p_read40 => layer4_out_V_40_dout,
        p_read41 => layer4_out_V_41_dout,
        p_read42 => layer4_out_V_42_dout,
        p_read43 => layer4_out_V_43_dout,
        p_read44 => layer4_out_V_44_dout,
        p_read45 => layer4_out_V_45_dout,
        p_read46 => layer4_out_V_46_dout,
        p_read47 => layer4_out_V_47_dout,
        p_read48 => layer4_out_V_48_dout,
        p_read49 => layer4_out_V_49_dout,
        p_read50 => layer4_out_V_50_dout,
        p_read51 => layer4_out_V_51_dout,
        p_read52 => layer4_out_V_52_dout,
        p_read53 => layer4_out_V_53_dout,
        p_read54 => layer4_out_V_54_dout,
        p_read55 => layer4_out_V_55_dout,
        p_read56 => layer4_out_V_56_dout,
        p_read57 => layer4_out_V_57_dout,
        p_read58 => layer4_out_V_58_dout,
        p_read59 => layer4_out_V_59_dout,
        p_read60 => layer4_out_V_60_dout,
        p_read61 => layer4_out_V_61_dout,
        p_read62 => layer4_out_V_62_dout,
        p_read63 => layer4_out_V_63_dout,
        ap_return_0 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0,
        ap_return_1 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1,
        ap_return_2 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2,
        ap_return_3 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3,
        ap_return_4 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4,
        ap_return_5 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5,
        ap_return_6 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6,
        ap_return_7 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7,
        ap_return_8 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8,
        ap_return_9 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9,
        ap_return_10 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10,
        ap_return_11 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11,
        ap_return_12 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12,
        ap_return_13 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13,
        ap_return_14 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14,
        ap_return_15 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15,
        ap_return_16 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16,
        ap_return_17 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17,
        ap_return_18 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18,
        ap_return_19 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19,
        ap_return_20 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20,
        ap_return_21 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21,
        ap_return_22 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22,
        ap_return_23 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23,
        ap_return_24 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24,
        ap_return_25 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25,
        ap_return_26 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26,
        ap_return_27 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27,
        ap_return_28 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28,
        ap_return_29 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29,
        ap_return_30 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30,
        ap_return_31 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31);

    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0 : component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start,
        ap_done => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done,
        ap_continue => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue,
        ap_idle => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle,
        ap_ready => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready,
        p_read => layer5_out_V_dout,
        p_read1 => layer5_out_V_1_dout,
        p_read2 => layer5_out_V_2_dout,
        p_read3 => layer5_out_V_3_dout,
        p_read4 => layer5_out_V_4_dout,
        p_read5 => layer5_out_V_5_dout,
        p_read6 => layer5_out_V_6_dout,
        p_read7 => layer5_out_V_7_dout,
        p_read8 => layer5_out_V_8_dout,
        p_read9 => layer5_out_V_9_dout,
        p_read10 => layer5_out_V_10_dout,
        p_read11 => layer5_out_V_11_dout,
        p_read12 => layer5_out_V_12_dout,
        p_read13 => layer5_out_V_13_dout,
        p_read14 => layer5_out_V_14_dout,
        p_read15 => layer5_out_V_15_dout,
        p_read16 => layer5_out_V_16_dout,
        p_read17 => layer5_out_V_17_dout,
        p_read18 => layer5_out_V_18_dout,
        p_read19 => layer5_out_V_19_dout,
        p_read20 => layer5_out_V_20_dout,
        p_read21 => layer5_out_V_21_dout,
        p_read22 => layer5_out_V_22_dout,
        p_read23 => layer5_out_V_23_dout,
        p_read24 => layer5_out_V_24_dout,
        p_read25 => layer5_out_V_25_dout,
        p_read26 => layer5_out_V_26_dout,
        p_read27 => layer5_out_V_27_dout,
        p_read28 => layer5_out_V_28_dout,
        p_read29 => layer5_out_V_29_dout,
        p_read30 => layer5_out_V_30_dout,
        p_read31 => layer5_out_V_31_dout,
        ap_return_0 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0,
        ap_return_1 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1,
        ap_return_2 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2,
        ap_return_3 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3,
        ap_return_4 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4,
        ap_return_5 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5,
        ap_return_6 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6,
        ap_return_7 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7,
        ap_return_8 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8,
        ap_return_9 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9,
        ap_return_10 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10,
        ap_return_11 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11,
        ap_return_12 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12,
        ap_return_13 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13,
        ap_return_14 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14,
        ap_return_15 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15,
        ap_return_16 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16,
        ap_return_17 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17,
        ap_return_18 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18,
        ap_return_19 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19,
        ap_return_20 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20,
        ap_return_21 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21,
        ap_return_22 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22,
        ap_return_23 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23,
        ap_return_24 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24,
        ap_return_25 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25,
        ap_return_26 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26,
        ap_return_27 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27,
        ap_return_28 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28,
        ap_return_29 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29,
        ap_return_30 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30,
        ap_return_31 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0 : component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready,
        ap_ce => ap_const_logic_1,
        p_read => layer6_out_V_dout,
        p_read1 => layer6_out_V_1_dout,
        p_read2 => layer6_out_V_2_dout,
        p_read3 => layer6_out_V_3_dout,
        p_read4 => layer6_out_V_4_dout,
        p_read5 => layer6_out_V_5_dout,
        p_read6 => layer6_out_V_6_dout,
        p_read7 => layer6_out_V_7_dout,
        p_read8 => layer6_out_V_8_dout,
        p_read9 => layer6_out_V_9_dout,
        p_read10 => layer6_out_V_10_dout,
        p_read11 => layer6_out_V_11_dout,
        p_read12 => layer6_out_V_12_dout,
        p_read13 => layer6_out_V_13_dout,
        p_read14 => layer6_out_V_14_dout,
        p_read15 => layer6_out_V_15_dout,
        p_read16 => layer6_out_V_16_dout,
        p_read17 => layer6_out_V_17_dout,
        p_read18 => layer6_out_V_18_dout,
        p_read19 => layer6_out_V_19_dout,
        p_read20 => layer6_out_V_20_dout,
        p_read21 => layer6_out_V_21_dout,
        p_read22 => layer6_out_V_22_dout,
        p_read23 => layer6_out_V_23_dout,
        p_read24 => layer6_out_V_24_dout,
        p_read25 => layer6_out_V_25_dout,
        p_read26 => layer6_out_V_26_dout,
        p_read27 => layer6_out_V_27_dout,
        p_read28 => layer6_out_V_28_dout,
        p_read29 => layer6_out_V_29_dout,
        p_read30 => layer6_out_V_30_dout,
        p_read31 => layer6_out_V_31_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31);

    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0 : component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start,
        ap_done => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done,
        ap_continue => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue,
        ap_idle => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle,
        ap_ready => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready,
        p_read => layer8_out_V_dout,
        p_read1 => layer8_out_V_1_dout,
        p_read2 => layer8_out_V_2_dout,
        p_read3 => layer8_out_V_3_dout,
        p_read4 => layer8_out_V_4_dout,
        p_read5 => layer8_out_V_5_dout,
        p_read6 => layer8_out_V_6_dout,
        p_read7 => layer8_out_V_7_dout,
        p_read8 => layer8_out_V_8_dout,
        p_read9 => layer8_out_V_9_dout,
        p_read10 => layer8_out_V_10_dout,
        p_read11 => layer8_out_V_11_dout,
        p_read12 => layer8_out_V_12_dout,
        p_read13 => layer8_out_V_13_dout,
        p_read14 => layer8_out_V_14_dout,
        p_read15 => layer8_out_V_15_dout,
        p_read16 => layer8_out_V_16_dout,
        p_read17 => layer8_out_V_17_dout,
        p_read18 => layer8_out_V_18_dout,
        p_read19 => layer8_out_V_19_dout,
        p_read20 => layer8_out_V_20_dout,
        p_read21 => layer8_out_V_21_dout,
        p_read22 => layer8_out_V_22_dout,
        p_read23 => layer8_out_V_23_dout,
        p_read24 => layer8_out_V_24_dout,
        p_read25 => layer8_out_V_25_dout,
        p_read26 => layer8_out_V_26_dout,
        p_read27 => layer8_out_V_27_dout,
        p_read28 => layer8_out_V_28_dout,
        p_read29 => layer8_out_V_29_dout,
        p_read30 => layer8_out_V_30_dout,
        p_read31 => layer8_out_V_31_dout,
        ap_return_0 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0,
        ap_return_1 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1,
        ap_return_2 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2,
        ap_return_3 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3,
        ap_return_4 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4,
        ap_return_5 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5,
        ap_return_6 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6,
        ap_return_7 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7,
        ap_return_8 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8,
        ap_return_9 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9,
        ap_return_10 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10,
        ap_return_11 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11,
        ap_return_12 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12,
        ap_return_13 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13,
        ap_return_14 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14,
        ap_return_15 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15);

    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0 : component alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start,
        ap_done => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done,
        ap_continue => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue,
        ap_idle => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle,
        ap_ready => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready,
        p_read => layer9_out_V_dout,
        p_read1 => layer9_out_V_1_dout,
        p_read2 => layer9_out_V_2_dout,
        p_read3 => layer9_out_V_3_dout,
        p_read4 => layer9_out_V_4_dout,
        p_read5 => layer9_out_V_5_dout,
        p_read6 => layer9_out_V_6_dout,
        p_read7 => layer9_out_V_7_dout,
        p_read8 => layer9_out_V_8_dout,
        p_read9 => layer9_out_V_9_dout,
        p_read10 => layer9_out_V_10_dout,
        p_read11 => layer9_out_V_11_dout,
        p_read12 => layer9_out_V_12_dout,
        p_read13 => layer9_out_V_13_dout,
        p_read14 => layer9_out_V_14_dout,
        p_read15 => layer9_out_V_15_dout,
        ap_return_0 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        ap_return_1 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        ap_return_2 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        ap_return_3 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        ap_return_4 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        ap_return_5 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        ap_return_6 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        ap_return_7 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        ap_return_8 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        ap_return_9 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        ap_return_10 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        ap_return_11 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        ap_return_12 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        ap_return_13 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        ap_return_14 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        ap_return_15 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        ap_return_16 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        ap_return_17 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        ap_return_18 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18,
        ap_return_19 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19,
        ap_return_20 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20,
        ap_return_21 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21,
        ap_return_22 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22,
        ap_return_23 => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0 : component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready,
        ap_ce => ap_const_logic_1,
        p_read => layer10_out_V_dout,
        p_read1 => layer10_out_V_1_dout,
        p_read2 => layer10_out_V_2_dout,
        p_read3 => layer10_out_V_3_dout,
        p_read4 => layer10_out_V_4_dout,
        p_read5 => layer10_out_V_5_dout,
        p_read6 => layer10_out_V_6_dout,
        p_read7 => layer10_out_V_7_dout,
        p_read8 => layer10_out_V_8_dout,
        p_read9 => layer10_out_V_9_dout,
        p_read10 => layer10_out_V_10_dout,
        p_read11 => layer10_out_V_11_dout,
        p_read12 => layer10_out_V_12_dout,
        p_read13 => layer10_out_V_13_dout,
        p_read14 => layer10_out_V_14_dout,
        p_read15 => layer10_out_V_15_dout,
        p_read16 => layer10_out_V_16_dout,
        p_read17 => layer10_out_V_17_dout,
        p_read18 => layer10_out_V_18_dout,
        p_read19 => layer10_out_V_19_dout,
        p_read20 => layer10_out_V_20_dout,
        p_read21 => layer10_out_V_21_dout,
        p_read22 => layer10_out_V_22_dout,
        p_read23 => layer10_out_V_23_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23);

    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0 : component alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start,
        ap_done => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done,
        ap_continue => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue,
        ap_idle => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle,
        ap_ready => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready,
        p_read => layer12_out_V_dout,
        p_read1 => layer12_out_V_1_dout,
        p_read2 => layer12_out_V_2_dout,
        p_read3 => layer12_out_V_3_dout,
        p_read4 => layer12_out_V_4_dout,
        p_read5 => layer12_out_V_5_dout,
        p_read6 => layer12_out_V_6_dout,
        p_read7 => layer12_out_V_7_dout,
        p_read8 => layer12_out_V_8_dout,
        p_read9 => layer12_out_V_9_dout,
        p_read10 => layer12_out_V_10_dout,
        p_read11 => layer12_out_V_11_dout,
        p_read12 => layer12_out_V_12_dout,
        p_read13 => layer12_out_V_13_dout,
        p_read14 => layer12_out_V_14_dout,
        p_read15 => layer12_out_V_15_dout,
        p_read16 => layer12_out_V_16_dout,
        p_read17 => layer12_out_V_17_dout,
        p_read18 => layer12_out_V_18_dout,
        p_read19 => layer12_out_V_19_dout,
        p_read20 => layer12_out_V_20_dout,
        p_read21 => layer12_out_V_21_dout,
        p_read22 => layer12_out_V_22_dout,
        p_read23 => layer12_out_V_23_dout,
        ap_return_0 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0,
        ap_return_1 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1,
        ap_return_2 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2,
        ap_return_3 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3,
        ap_return_4 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4,
        ap_return_5 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5,
        ap_return_6 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6,
        ap_return_7 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7,
        ap_return_8 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8,
        ap_return_9 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9,
        ap_return_10 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10,
        ap_return_11 => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11);

    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0 : component alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start,
        ap_done => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done,
        ap_continue => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue,
        ap_idle => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle,
        ap_ready => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready,
        p_read => layer13_out_V_dout,
        p_read1 => layer13_out_V_1_dout,
        p_read2 => layer13_out_V_2_dout,
        p_read3 => layer13_out_V_3_dout,
        p_read4 => layer13_out_V_4_dout,
        p_read5 => layer13_out_V_5_dout,
        p_read6 => layer13_out_V_6_dout,
        p_read7 => layer13_out_V_7_dout,
        p_read8 => layer13_out_V_8_dout,
        p_read9 => layer13_out_V_9_dout,
        p_read10 => layer13_out_V_10_dout,
        p_read11 => layer13_out_V_11_dout,
        ap_return_0 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0,
        ap_return_1 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1,
        ap_return_2 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2,
        ap_return_3 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3,
        ap_return_4 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4,
        ap_return_5 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5,
        ap_return_6 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6,
        ap_return_7 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7,
        ap_return_8 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8,
        ap_return_9 => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9);

    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0 : component alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start,
        ap_done => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done,
        ap_continue => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue,
        ap_idle => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle,
        ap_ready => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready,
        p_read => layer15_out_V_dout,
        p_read1 => layer15_out_V_1_dout,
        p_read2 => layer15_out_V_2_dout,
        p_read3 => layer15_out_V_3_dout,
        p_read4 => layer15_out_V_4_dout,
        p_read5 => layer15_out_V_5_dout,
        p_read6 => layer15_out_V_6_dout,
        p_read7 => layer15_out_V_7_dout,
        p_read8 => layer15_out_V_8_dout,
        p_read9 => layer15_out_V_9_dout,
        ap_return_0 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0,
        ap_return_1 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1,
        ap_return_2 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2,
        ap_return_3 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3,
        ap_return_4 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4,
        ap_return_5 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5,
        ap_return_6 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6,
        ap_return_7 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7,
        ap_return_8 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8,
        ap_return_9 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0 : component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready,
        p_read => layer17_out_V_dout,
        p_read1 => layer17_out_V_1_dout,
        p_read2 => layer17_out_V_2_dout,
        p_read3 => layer17_out_V_3_dout,
        p_read4 => layer17_out_V_4_dout,
        p_read5 => layer17_out_V_5_dout,
        p_read6 => layer17_out_V_6_dout,
        p_read7 => layer17_out_V_7_dout,
        p_read8 => layer17_out_V_8_dout,
        p_read9 => layer17_out_V_9_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9);

    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0 : component alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start,
        ap_done => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done,
        ap_continue => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue,
        ap_idle => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle,
        ap_ready => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready,
        p_read => layer18_out_V_dout,
        p_read1 => layer18_out_V_1_dout,
        p_read2 => layer18_out_V_2_dout,
        p_read3 => layer18_out_V_3_dout,
        p_read4 => layer18_out_V_4_dout,
        p_read5 => layer18_out_V_5_dout,
        p_read6 => layer18_out_V_6_dout,
        p_read7 => layer18_out_V_7_dout,
        p_read8 => layer18_out_V_8_dout,
        p_read9 => layer18_out_V_9_dout,
        ap_return_0 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0,
        ap_return_1 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1,
        ap_return_2 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2,
        ap_return_3 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3,
        ap_return_4 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4,
        ap_return_5 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5,
        ap_return_6 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6,
        ap_return_7 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7,
        ap_return_8 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8,
        ap_return_9 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9,
        ap_return_10 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10,
        ap_return_11 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11,
        ap_return_12 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12,
        ap_return_13 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13,
        ap_return_14 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14,
        ap_return_15 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15);

    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0 : component alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start,
        ap_done => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done,
        ap_continue => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue,
        ap_idle => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle,
        ap_ready => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready,
        p_read => layer19_out_V_dout,
        p_read1 => layer19_out_V_1_dout,
        p_read2 => layer19_out_V_2_dout,
        p_read3 => layer19_out_V_3_dout,
        p_read4 => layer19_out_V_4_dout,
        p_read5 => layer19_out_V_5_dout,
        p_read6 => layer19_out_V_6_dout,
        p_read7 => layer19_out_V_7_dout,
        p_read8 => layer19_out_V_8_dout,
        p_read9 => layer19_out_V_9_dout,
        p_read10 => layer19_out_V_10_dout,
        p_read11 => layer19_out_V_11_dout,
        p_read12 => layer19_out_V_12_dout,
        p_read13 => layer19_out_V_13_dout,
        p_read14 => layer19_out_V_14_dout,
        p_read15 => layer19_out_V_15_dout,
        ap_return_0 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0,
        ap_return_1 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1,
        ap_return_2 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2,
        ap_return_3 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3,
        ap_return_4 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4,
        ap_return_5 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5,
        ap_return_6 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6,
        ap_return_7 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7,
        ap_return_8 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8,
        ap_return_9 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9,
        ap_return_10 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10,
        ap_return_11 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11,
        ap_return_12 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12,
        ap_return_13 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13,
        ap_return_14 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14,
        ap_return_15 => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15);

    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0 : component alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start,
        ap_done => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done,
        ap_continue => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue,
        ap_idle => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle,
        ap_ready => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready,
        p_read => layer21_out_V_dout,
        p_read1 => layer21_out_V_1_dout,
        p_read2 => layer21_out_V_2_dout,
        p_read3 => layer21_out_V_3_dout,
        p_read4 => layer21_out_V_4_dout,
        p_read5 => layer21_out_V_5_dout,
        p_read6 => layer21_out_V_6_dout,
        p_read7 => layer21_out_V_7_dout,
        p_read8 => layer21_out_V_8_dout,
        p_read9 => layer21_out_V_9_dout,
        p_read10 => layer21_out_V_10_dout,
        p_read11 => layer21_out_V_11_dout,
        p_read12 => layer21_out_V_12_dout,
        p_read13 => layer21_out_V_13_dout,
        p_read14 => layer21_out_V_14_dout,
        p_read15 => layer21_out_V_15_dout,
        ap_return_0 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15);

    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0 : component alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start,
        ap_done => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done,
        ap_continue => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue,
        ap_idle => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle,
        ap_ready => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready,
        i_dout => i_c_i_dout,
        i_num_data_valid => i_c_i_num_data_valid,
        i_fifo_cap => i_c_i_fifo_cap,
        i_empty_n => i_c_i_empty_n,
        i_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read,
        p_read => layer22_out_V_dout,
        p_read1 => layer22_out_V_1_dout,
        p_read2 => layer22_out_V_2_dout,
        p_read3 => layer22_out_V_3_dout,
        p_read4 => layer22_out_V_4_dout,
        p_read5 => layer22_out_V_5_dout,
        p_read6 => layer22_out_V_6_dout,
        p_read7 => layer22_out_V_7_dout,
        p_read8 => layer22_out_V_8_dout,
        p_read9 => layer22_out_V_9_dout,
        p_read10 => layer22_out_V_10_dout,
        p_read11 => layer22_out_V_11_dout,
        p_read12 => layer22_out_V_12_dout,
        p_read13 => layer22_out_V_13_dout,
        p_read14 => layer22_out_V_14_dout,
        p_read15 => layer22_out_V_15_dout,
        out_buf_address0 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0,
        out_buf_ce0 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0,
        out_buf_we0 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0,
        out_buf_d0 => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0);

    i_c_i_U : component alveo_hls4ml_fifo_w13_d18_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din,
        if_full_n => i_c_i_full_n,
        if_write => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write,
        if_dout => i_c_i_dout,
        if_num_data_valid => i_c_i_num_data_valid,
        if_fifo_cap => i_c_i_fifo_cap,
        if_empty_n => i_c_i_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read);

    layer2_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0,
        if_full_n => layer2_out_V_full_n,
        if_write => ap_channel_done_layer2_out_V,
        if_dout => layer2_out_V_dout,
        if_num_data_valid => layer2_out_V_num_data_valid,
        if_fifo_cap => layer2_out_V_fifo_cap,
        if_empty_n => layer2_out_V_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1,
        if_full_n => layer2_out_V_1_full_n,
        if_write => ap_channel_done_layer2_out_V_1,
        if_dout => layer2_out_V_1_dout,
        if_num_data_valid => layer2_out_V_1_num_data_valid,
        if_fifo_cap => layer2_out_V_1_fifo_cap,
        if_empty_n => layer2_out_V_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2,
        if_full_n => layer2_out_V_2_full_n,
        if_write => ap_channel_done_layer2_out_V_2,
        if_dout => layer2_out_V_2_dout,
        if_num_data_valid => layer2_out_V_2_num_data_valid,
        if_fifo_cap => layer2_out_V_2_fifo_cap,
        if_empty_n => layer2_out_V_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3,
        if_full_n => layer2_out_V_3_full_n,
        if_write => ap_channel_done_layer2_out_V_3,
        if_dout => layer2_out_V_3_dout,
        if_num_data_valid => layer2_out_V_3_num_data_valid,
        if_fifo_cap => layer2_out_V_3_fifo_cap,
        if_empty_n => layer2_out_V_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4,
        if_full_n => layer2_out_V_4_full_n,
        if_write => ap_channel_done_layer2_out_V_4,
        if_dout => layer2_out_V_4_dout,
        if_num_data_valid => layer2_out_V_4_num_data_valid,
        if_fifo_cap => layer2_out_V_4_fifo_cap,
        if_empty_n => layer2_out_V_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5,
        if_full_n => layer2_out_V_5_full_n,
        if_write => ap_channel_done_layer2_out_V_5,
        if_dout => layer2_out_V_5_dout,
        if_num_data_valid => layer2_out_V_5_num_data_valid,
        if_fifo_cap => layer2_out_V_5_fifo_cap,
        if_empty_n => layer2_out_V_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6,
        if_full_n => layer2_out_V_6_full_n,
        if_write => ap_channel_done_layer2_out_V_6,
        if_dout => layer2_out_V_6_dout,
        if_num_data_valid => layer2_out_V_6_num_data_valid,
        if_fifo_cap => layer2_out_V_6_fifo_cap,
        if_empty_n => layer2_out_V_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7,
        if_full_n => layer2_out_V_7_full_n,
        if_write => ap_channel_done_layer2_out_V_7,
        if_dout => layer2_out_V_7_dout,
        if_num_data_valid => layer2_out_V_7_num_data_valid,
        if_fifo_cap => layer2_out_V_7_fifo_cap,
        if_empty_n => layer2_out_V_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8,
        if_full_n => layer2_out_V_8_full_n,
        if_write => ap_channel_done_layer2_out_V_8,
        if_dout => layer2_out_V_8_dout,
        if_num_data_valid => layer2_out_V_8_num_data_valid,
        if_fifo_cap => layer2_out_V_8_fifo_cap,
        if_empty_n => layer2_out_V_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9,
        if_full_n => layer2_out_V_9_full_n,
        if_write => ap_channel_done_layer2_out_V_9,
        if_dout => layer2_out_V_9_dout,
        if_num_data_valid => layer2_out_V_9_num_data_valid,
        if_fifo_cap => layer2_out_V_9_fifo_cap,
        if_empty_n => layer2_out_V_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_10_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10,
        if_full_n => layer2_out_V_10_full_n,
        if_write => ap_channel_done_layer2_out_V_10,
        if_dout => layer2_out_V_10_dout,
        if_num_data_valid => layer2_out_V_10_num_data_valid,
        if_fifo_cap => layer2_out_V_10_fifo_cap,
        if_empty_n => layer2_out_V_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_11_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11,
        if_full_n => layer2_out_V_11_full_n,
        if_write => ap_channel_done_layer2_out_V_11,
        if_dout => layer2_out_V_11_dout,
        if_num_data_valid => layer2_out_V_11_num_data_valid,
        if_fifo_cap => layer2_out_V_11_fifo_cap,
        if_empty_n => layer2_out_V_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_12_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12,
        if_full_n => layer2_out_V_12_full_n,
        if_write => ap_channel_done_layer2_out_V_12,
        if_dout => layer2_out_V_12_dout,
        if_num_data_valid => layer2_out_V_12_num_data_valid,
        if_fifo_cap => layer2_out_V_12_fifo_cap,
        if_empty_n => layer2_out_V_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_13_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13,
        if_full_n => layer2_out_V_13_full_n,
        if_write => ap_channel_done_layer2_out_V_13,
        if_dout => layer2_out_V_13_dout,
        if_num_data_valid => layer2_out_V_13_num_data_valid,
        if_fifo_cap => layer2_out_V_13_fifo_cap,
        if_empty_n => layer2_out_V_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_14_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14,
        if_full_n => layer2_out_V_14_full_n,
        if_write => ap_channel_done_layer2_out_V_14,
        if_dout => layer2_out_V_14_dout,
        if_num_data_valid => layer2_out_V_14_num_data_valid,
        if_fifo_cap => layer2_out_V_14_fifo_cap,
        if_empty_n => layer2_out_V_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_15_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15,
        if_full_n => layer2_out_V_15_full_n,
        if_write => ap_channel_done_layer2_out_V_15,
        if_dout => layer2_out_V_15_dout,
        if_num_data_valid => layer2_out_V_15_num_data_valid,
        if_fifo_cap => layer2_out_V_15_fifo_cap,
        if_empty_n => layer2_out_V_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_16_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16,
        if_full_n => layer2_out_V_16_full_n,
        if_write => ap_channel_done_layer2_out_V_16,
        if_dout => layer2_out_V_16_dout,
        if_num_data_valid => layer2_out_V_16_num_data_valid,
        if_fifo_cap => layer2_out_V_16_fifo_cap,
        if_empty_n => layer2_out_V_16_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_17_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17,
        if_full_n => layer2_out_V_17_full_n,
        if_write => ap_channel_done_layer2_out_V_17,
        if_dout => layer2_out_V_17_dout,
        if_num_data_valid => layer2_out_V_17_num_data_valid,
        if_fifo_cap => layer2_out_V_17_fifo_cap,
        if_empty_n => layer2_out_V_17_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_18_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18,
        if_full_n => layer2_out_V_18_full_n,
        if_write => ap_channel_done_layer2_out_V_18,
        if_dout => layer2_out_V_18_dout,
        if_num_data_valid => layer2_out_V_18_num_data_valid,
        if_fifo_cap => layer2_out_V_18_fifo_cap,
        if_empty_n => layer2_out_V_18_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_19_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19,
        if_full_n => layer2_out_V_19_full_n,
        if_write => ap_channel_done_layer2_out_V_19,
        if_dout => layer2_out_V_19_dout,
        if_num_data_valid => layer2_out_V_19_num_data_valid,
        if_fifo_cap => layer2_out_V_19_fifo_cap,
        if_empty_n => layer2_out_V_19_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_20_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20,
        if_full_n => layer2_out_V_20_full_n,
        if_write => ap_channel_done_layer2_out_V_20,
        if_dout => layer2_out_V_20_dout,
        if_num_data_valid => layer2_out_V_20_num_data_valid,
        if_fifo_cap => layer2_out_V_20_fifo_cap,
        if_empty_n => layer2_out_V_20_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_21_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21,
        if_full_n => layer2_out_V_21_full_n,
        if_write => ap_channel_done_layer2_out_V_21,
        if_dout => layer2_out_V_21_dout,
        if_num_data_valid => layer2_out_V_21_num_data_valid,
        if_fifo_cap => layer2_out_V_21_fifo_cap,
        if_empty_n => layer2_out_V_21_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_22_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22,
        if_full_n => layer2_out_V_22_full_n,
        if_write => ap_channel_done_layer2_out_V_22,
        if_dout => layer2_out_V_22_dout,
        if_num_data_valid => layer2_out_V_22_num_data_valid,
        if_fifo_cap => layer2_out_V_22_fifo_cap,
        if_empty_n => layer2_out_V_22_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_23_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23,
        if_full_n => layer2_out_V_23_full_n,
        if_write => ap_channel_done_layer2_out_V_23,
        if_dout => layer2_out_V_23_dout,
        if_num_data_valid => layer2_out_V_23_num_data_valid,
        if_fifo_cap => layer2_out_V_23_fifo_cap,
        if_empty_n => layer2_out_V_23_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_24_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24,
        if_full_n => layer2_out_V_24_full_n,
        if_write => ap_channel_done_layer2_out_V_24,
        if_dout => layer2_out_V_24_dout,
        if_num_data_valid => layer2_out_V_24_num_data_valid,
        if_fifo_cap => layer2_out_V_24_fifo_cap,
        if_empty_n => layer2_out_V_24_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_25_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25,
        if_full_n => layer2_out_V_25_full_n,
        if_write => ap_channel_done_layer2_out_V_25,
        if_dout => layer2_out_V_25_dout,
        if_num_data_valid => layer2_out_V_25_num_data_valid,
        if_fifo_cap => layer2_out_V_25_fifo_cap,
        if_empty_n => layer2_out_V_25_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_26_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26,
        if_full_n => layer2_out_V_26_full_n,
        if_write => ap_channel_done_layer2_out_V_26,
        if_dout => layer2_out_V_26_dout,
        if_num_data_valid => layer2_out_V_26_num_data_valid,
        if_fifo_cap => layer2_out_V_26_fifo_cap,
        if_empty_n => layer2_out_V_26_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_27_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27,
        if_full_n => layer2_out_V_27_full_n,
        if_write => ap_channel_done_layer2_out_V_27,
        if_dout => layer2_out_V_27_dout,
        if_num_data_valid => layer2_out_V_27_num_data_valid,
        if_fifo_cap => layer2_out_V_27_fifo_cap,
        if_empty_n => layer2_out_V_27_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_28_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28,
        if_full_n => layer2_out_V_28_full_n,
        if_write => ap_channel_done_layer2_out_V_28,
        if_dout => layer2_out_V_28_dout,
        if_num_data_valid => layer2_out_V_28_num_data_valid,
        if_fifo_cap => layer2_out_V_28_fifo_cap,
        if_empty_n => layer2_out_V_28_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_29_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29,
        if_full_n => layer2_out_V_29_full_n,
        if_write => ap_channel_done_layer2_out_V_29,
        if_dout => layer2_out_V_29_dout,
        if_num_data_valid => layer2_out_V_29_num_data_valid,
        if_fifo_cap => layer2_out_V_29_fifo_cap,
        if_empty_n => layer2_out_V_29_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_30_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30,
        if_full_n => layer2_out_V_30_full_n,
        if_write => ap_channel_done_layer2_out_V_30,
        if_dout => layer2_out_V_30_dout,
        if_num_data_valid => layer2_out_V_30_num_data_valid,
        if_fifo_cap => layer2_out_V_30_fifo_cap,
        if_empty_n => layer2_out_V_30_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_31_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31,
        if_full_n => layer2_out_V_31_full_n,
        if_write => ap_channel_done_layer2_out_V_31,
        if_dout => layer2_out_V_31_dout,
        if_num_data_valid => layer2_out_V_31_num_data_valid,
        if_fifo_cap => layer2_out_V_31_fifo_cap,
        if_empty_n => layer2_out_V_31_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_32_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32,
        if_full_n => layer2_out_V_32_full_n,
        if_write => ap_channel_done_layer2_out_V_32,
        if_dout => layer2_out_V_32_dout,
        if_num_data_valid => layer2_out_V_32_num_data_valid,
        if_fifo_cap => layer2_out_V_32_fifo_cap,
        if_empty_n => layer2_out_V_32_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_33_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33,
        if_full_n => layer2_out_V_33_full_n,
        if_write => ap_channel_done_layer2_out_V_33,
        if_dout => layer2_out_V_33_dout,
        if_num_data_valid => layer2_out_V_33_num_data_valid,
        if_fifo_cap => layer2_out_V_33_fifo_cap,
        if_empty_n => layer2_out_V_33_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_34_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34,
        if_full_n => layer2_out_V_34_full_n,
        if_write => ap_channel_done_layer2_out_V_34,
        if_dout => layer2_out_V_34_dout,
        if_num_data_valid => layer2_out_V_34_num_data_valid,
        if_fifo_cap => layer2_out_V_34_fifo_cap,
        if_empty_n => layer2_out_V_34_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_35_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35,
        if_full_n => layer2_out_V_35_full_n,
        if_write => ap_channel_done_layer2_out_V_35,
        if_dout => layer2_out_V_35_dout,
        if_num_data_valid => layer2_out_V_35_num_data_valid,
        if_fifo_cap => layer2_out_V_35_fifo_cap,
        if_empty_n => layer2_out_V_35_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_36_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36,
        if_full_n => layer2_out_V_36_full_n,
        if_write => ap_channel_done_layer2_out_V_36,
        if_dout => layer2_out_V_36_dout,
        if_num_data_valid => layer2_out_V_36_num_data_valid,
        if_fifo_cap => layer2_out_V_36_fifo_cap,
        if_empty_n => layer2_out_V_36_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_37_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37,
        if_full_n => layer2_out_V_37_full_n,
        if_write => ap_channel_done_layer2_out_V_37,
        if_dout => layer2_out_V_37_dout,
        if_num_data_valid => layer2_out_V_37_num_data_valid,
        if_fifo_cap => layer2_out_V_37_fifo_cap,
        if_empty_n => layer2_out_V_37_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_38_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38,
        if_full_n => layer2_out_V_38_full_n,
        if_write => ap_channel_done_layer2_out_V_38,
        if_dout => layer2_out_V_38_dout,
        if_num_data_valid => layer2_out_V_38_num_data_valid,
        if_fifo_cap => layer2_out_V_38_fifo_cap,
        if_empty_n => layer2_out_V_38_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_39_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39,
        if_full_n => layer2_out_V_39_full_n,
        if_write => ap_channel_done_layer2_out_V_39,
        if_dout => layer2_out_V_39_dout,
        if_num_data_valid => layer2_out_V_39_num_data_valid,
        if_fifo_cap => layer2_out_V_39_fifo_cap,
        if_empty_n => layer2_out_V_39_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_40_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40,
        if_full_n => layer2_out_V_40_full_n,
        if_write => ap_channel_done_layer2_out_V_40,
        if_dout => layer2_out_V_40_dout,
        if_num_data_valid => layer2_out_V_40_num_data_valid,
        if_fifo_cap => layer2_out_V_40_fifo_cap,
        if_empty_n => layer2_out_V_40_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_41_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41,
        if_full_n => layer2_out_V_41_full_n,
        if_write => ap_channel_done_layer2_out_V_41,
        if_dout => layer2_out_V_41_dout,
        if_num_data_valid => layer2_out_V_41_num_data_valid,
        if_fifo_cap => layer2_out_V_41_fifo_cap,
        if_empty_n => layer2_out_V_41_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_42_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42,
        if_full_n => layer2_out_V_42_full_n,
        if_write => ap_channel_done_layer2_out_V_42,
        if_dout => layer2_out_V_42_dout,
        if_num_data_valid => layer2_out_V_42_num_data_valid,
        if_fifo_cap => layer2_out_V_42_fifo_cap,
        if_empty_n => layer2_out_V_42_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_43_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43,
        if_full_n => layer2_out_V_43_full_n,
        if_write => ap_channel_done_layer2_out_V_43,
        if_dout => layer2_out_V_43_dout,
        if_num_data_valid => layer2_out_V_43_num_data_valid,
        if_fifo_cap => layer2_out_V_43_fifo_cap,
        if_empty_n => layer2_out_V_43_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_44_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44,
        if_full_n => layer2_out_V_44_full_n,
        if_write => ap_channel_done_layer2_out_V_44,
        if_dout => layer2_out_V_44_dout,
        if_num_data_valid => layer2_out_V_44_num_data_valid,
        if_fifo_cap => layer2_out_V_44_fifo_cap,
        if_empty_n => layer2_out_V_44_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_45_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45,
        if_full_n => layer2_out_V_45_full_n,
        if_write => ap_channel_done_layer2_out_V_45,
        if_dout => layer2_out_V_45_dout,
        if_num_data_valid => layer2_out_V_45_num_data_valid,
        if_fifo_cap => layer2_out_V_45_fifo_cap,
        if_empty_n => layer2_out_V_45_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_46_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46,
        if_full_n => layer2_out_V_46_full_n,
        if_write => ap_channel_done_layer2_out_V_46,
        if_dout => layer2_out_V_46_dout,
        if_num_data_valid => layer2_out_V_46_num_data_valid,
        if_fifo_cap => layer2_out_V_46_fifo_cap,
        if_empty_n => layer2_out_V_46_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_47_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47,
        if_full_n => layer2_out_V_47_full_n,
        if_write => ap_channel_done_layer2_out_V_47,
        if_dout => layer2_out_V_47_dout,
        if_num_data_valid => layer2_out_V_47_num_data_valid,
        if_fifo_cap => layer2_out_V_47_fifo_cap,
        if_empty_n => layer2_out_V_47_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_48_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48,
        if_full_n => layer2_out_V_48_full_n,
        if_write => ap_channel_done_layer2_out_V_48,
        if_dout => layer2_out_V_48_dout,
        if_num_data_valid => layer2_out_V_48_num_data_valid,
        if_fifo_cap => layer2_out_V_48_fifo_cap,
        if_empty_n => layer2_out_V_48_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_49_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49,
        if_full_n => layer2_out_V_49_full_n,
        if_write => ap_channel_done_layer2_out_V_49,
        if_dout => layer2_out_V_49_dout,
        if_num_data_valid => layer2_out_V_49_num_data_valid,
        if_fifo_cap => layer2_out_V_49_fifo_cap,
        if_empty_n => layer2_out_V_49_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_50_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50,
        if_full_n => layer2_out_V_50_full_n,
        if_write => ap_channel_done_layer2_out_V_50,
        if_dout => layer2_out_V_50_dout,
        if_num_data_valid => layer2_out_V_50_num_data_valid,
        if_fifo_cap => layer2_out_V_50_fifo_cap,
        if_empty_n => layer2_out_V_50_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_51_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51,
        if_full_n => layer2_out_V_51_full_n,
        if_write => ap_channel_done_layer2_out_V_51,
        if_dout => layer2_out_V_51_dout,
        if_num_data_valid => layer2_out_V_51_num_data_valid,
        if_fifo_cap => layer2_out_V_51_fifo_cap,
        if_empty_n => layer2_out_V_51_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_52_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52,
        if_full_n => layer2_out_V_52_full_n,
        if_write => ap_channel_done_layer2_out_V_52,
        if_dout => layer2_out_V_52_dout,
        if_num_data_valid => layer2_out_V_52_num_data_valid,
        if_fifo_cap => layer2_out_V_52_fifo_cap,
        if_empty_n => layer2_out_V_52_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_53_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53,
        if_full_n => layer2_out_V_53_full_n,
        if_write => ap_channel_done_layer2_out_V_53,
        if_dout => layer2_out_V_53_dout,
        if_num_data_valid => layer2_out_V_53_num_data_valid,
        if_fifo_cap => layer2_out_V_53_fifo_cap,
        if_empty_n => layer2_out_V_53_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_54_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54,
        if_full_n => layer2_out_V_54_full_n,
        if_write => ap_channel_done_layer2_out_V_54,
        if_dout => layer2_out_V_54_dout,
        if_num_data_valid => layer2_out_V_54_num_data_valid,
        if_fifo_cap => layer2_out_V_54_fifo_cap,
        if_empty_n => layer2_out_V_54_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_55_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55,
        if_full_n => layer2_out_V_55_full_n,
        if_write => ap_channel_done_layer2_out_V_55,
        if_dout => layer2_out_V_55_dout,
        if_num_data_valid => layer2_out_V_55_num_data_valid,
        if_fifo_cap => layer2_out_V_55_fifo_cap,
        if_empty_n => layer2_out_V_55_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_56_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56,
        if_full_n => layer2_out_V_56_full_n,
        if_write => ap_channel_done_layer2_out_V_56,
        if_dout => layer2_out_V_56_dout,
        if_num_data_valid => layer2_out_V_56_num_data_valid,
        if_fifo_cap => layer2_out_V_56_fifo_cap,
        if_empty_n => layer2_out_V_56_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_57_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57,
        if_full_n => layer2_out_V_57_full_n,
        if_write => ap_channel_done_layer2_out_V_57,
        if_dout => layer2_out_V_57_dout,
        if_num_data_valid => layer2_out_V_57_num_data_valid,
        if_fifo_cap => layer2_out_V_57_fifo_cap,
        if_empty_n => layer2_out_V_57_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_58_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58,
        if_full_n => layer2_out_V_58_full_n,
        if_write => ap_channel_done_layer2_out_V_58,
        if_dout => layer2_out_V_58_dout,
        if_num_data_valid => layer2_out_V_58_num_data_valid,
        if_fifo_cap => layer2_out_V_58_fifo_cap,
        if_empty_n => layer2_out_V_58_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_59_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59,
        if_full_n => layer2_out_V_59_full_n,
        if_write => ap_channel_done_layer2_out_V_59,
        if_dout => layer2_out_V_59_dout,
        if_num_data_valid => layer2_out_V_59_num_data_valid,
        if_fifo_cap => layer2_out_V_59_fifo_cap,
        if_empty_n => layer2_out_V_59_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_60_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60,
        if_full_n => layer2_out_V_60_full_n,
        if_write => ap_channel_done_layer2_out_V_60,
        if_dout => layer2_out_V_60_dout,
        if_num_data_valid => layer2_out_V_60_num_data_valid,
        if_fifo_cap => layer2_out_V_60_fifo_cap,
        if_empty_n => layer2_out_V_60_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_61_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61,
        if_full_n => layer2_out_V_61_full_n,
        if_write => ap_channel_done_layer2_out_V_61,
        if_dout => layer2_out_V_61_dout,
        if_num_data_valid => layer2_out_V_61_num_data_valid,
        if_fifo_cap => layer2_out_V_61_fifo_cap,
        if_empty_n => layer2_out_V_61_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_62_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62,
        if_full_n => layer2_out_V_62_full_n,
        if_write => ap_channel_done_layer2_out_V_62,
        if_dout => layer2_out_V_62_dout,
        if_num_data_valid => layer2_out_V_62_num_data_valid,
        if_fifo_cap => layer2_out_V_62_fifo_cap,
        if_empty_n => layer2_out_V_62_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_V_63_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63,
        if_full_n => layer2_out_V_63_full_n,
        if_write => ap_channel_done_layer2_out_V_63,
        if_dout => layer2_out_V_63_dout,
        if_num_data_valid => layer2_out_V_63_num_data_valid,
        if_fifo_cap => layer2_out_V_63_fifo_cap,
        if_empty_n => layer2_out_V_63_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready);

    layer4_out_V_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0,
        if_full_n => layer4_out_V_full_n,
        if_write => ap_channel_done_layer4_out_V,
        if_dout => layer4_out_V_dout,
        if_num_data_valid => layer4_out_V_num_data_valid,
        if_fifo_cap => layer4_out_V_fifo_cap,
        if_empty_n => layer4_out_V_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_1_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1,
        if_full_n => layer4_out_V_1_full_n,
        if_write => ap_channel_done_layer4_out_V_1,
        if_dout => layer4_out_V_1_dout,
        if_num_data_valid => layer4_out_V_1_num_data_valid,
        if_fifo_cap => layer4_out_V_1_fifo_cap,
        if_empty_n => layer4_out_V_1_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_2_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2,
        if_full_n => layer4_out_V_2_full_n,
        if_write => ap_channel_done_layer4_out_V_2,
        if_dout => layer4_out_V_2_dout,
        if_num_data_valid => layer4_out_V_2_num_data_valid,
        if_fifo_cap => layer4_out_V_2_fifo_cap,
        if_empty_n => layer4_out_V_2_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_3_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3,
        if_full_n => layer4_out_V_3_full_n,
        if_write => ap_channel_done_layer4_out_V_3,
        if_dout => layer4_out_V_3_dout,
        if_num_data_valid => layer4_out_V_3_num_data_valid,
        if_fifo_cap => layer4_out_V_3_fifo_cap,
        if_empty_n => layer4_out_V_3_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_4_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4,
        if_full_n => layer4_out_V_4_full_n,
        if_write => ap_channel_done_layer4_out_V_4,
        if_dout => layer4_out_V_4_dout,
        if_num_data_valid => layer4_out_V_4_num_data_valid,
        if_fifo_cap => layer4_out_V_4_fifo_cap,
        if_empty_n => layer4_out_V_4_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_5_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5,
        if_full_n => layer4_out_V_5_full_n,
        if_write => ap_channel_done_layer4_out_V_5,
        if_dout => layer4_out_V_5_dout,
        if_num_data_valid => layer4_out_V_5_num_data_valid,
        if_fifo_cap => layer4_out_V_5_fifo_cap,
        if_empty_n => layer4_out_V_5_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_6_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6,
        if_full_n => layer4_out_V_6_full_n,
        if_write => ap_channel_done_layer4_out_V_6,
        if_dout => layer4_out_V_6_dout,
        if_num_data_valid => layer4_out_V_6_num_data_valid,
        if_fifo_cap => layer4_out_V_6_fifo_cap,
        if_empty_n => layer4_out_V_6_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_7_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7,
        if_full_n => layer4_out_V_7_full_n,
        if_write => ap_channel_done_layer4_out_V_7,
        if_dout => layer4_out_V_7_dout,
        if_num_data_valid => layer4_out_V_7_num_data_valid,
        if_fifo_cap => layer4_out_V_7_fifo_cap,
        if_empty_n => layer4_out_V_7_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_8_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8,
        if_full_n => layer4_out_V_8_full_n,
        if_write => ap_channel_done_layer4_out_V_8,
        if_dout => layer4_out_V_8_dout,
        if_num_data_valid => layer4_out_V_8_num_data_valid,
        if_fifo_cap => layer4_out_V_8_fifo_cap,
        if_empty_n => layer4_out_V_8_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_9_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9,
        if_full_n => layer4_out_V_9_full_n,
        if_write => ap_channel_done_layer4_out_V_9,
        if_dout => layer4_out_V_9_dout,
        if_num_data_valid => layer4_out_V_9_num_data_valid,
        if_fifo_cap => layer4_out_V_9_fifo_cap,
        if_empty_n => layer4_out_V_9_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_10_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10,
        if_full_n => layer4_out_V_10_full_n,
        if_write => ap_channel_done_layer4_out_V_10,
        if_dout => layer4_out_V_10_dout,
        if_num_data_valid => layer4_out_V_10_num_data_valid,
        if_fifo_cap => layer4_out_V_10_fifo_cap,
        if_empty_n => layer4_out_V_10_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_11_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11,
        if_full_n => layer4_out_V_11_full_n,
        if_write => ap_channel_done_layer4_out_V_11,
        if_dout => layer4_out_V_11_dout,
        if_num_data_valid => layer4_out_V_11_num_data_valid,
        if_fifo_cap => layer4_out_V_11_fifo_cap,
        if_empty_n => layer4_out_V_11_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_12_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12,
        if_full_n => layer4_out_V_12_full_n,
        if_write => ap_channel_done_layer4_out_V_12,
        if_dout => layer4_out_V_12_dout,
        if_num_data_valid => layer4_out_V_12_num_data_valid,
        if_fifo_cap => layer4_out_V_12_fifo_cap,
        if_empty_n => layer4_out_V_12_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_13_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13,
        if_full_n => layer4_out_V_13_full_n,
        if_write => ap_channel_done_layer4_out_V_13,
        if_dout => layer4_out_V_13_dout,
        if_num_data_valid => layer4_out_V_13_num_data_valid,
        if_fifo_cap => layer4_out_V_13_fifo_cap,
        if_empty_n => layer4_out_V_13_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_14_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14,
        if_full_n => layer4_out_V_14_full_n,
        if_write => ap_channel_done_layer4_out_V_14,
        if_dout => layer4_out_V_14_dout,
        if_num_data_valid => layer4_out_V_14_num_data_valid,
        if_fifo_cap => layer4_out_V_14_fifo_cap,
        if_empty_n => layer4_out_V_14_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_15_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15,
        if_full_n => layer4_out_V_15_full_n,
        if_write => ap_channel_done_layer4_out_V_15,
        if_dout => layer4_out_V_15_dout,
        if_num_data_valid => layer4_out_V_15_num_data_valid,
        if_fifo_cap => layer4_out_V_15_fifo_cap,
        if_empty_n => layer4_out_V_15_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_16_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16,
        if_full_n => layer4_out_V_16_full_n,
        if_write => ap_channel_done_layer4_out_V_16,
        if_dout => layer4_out_V_16_dout,
        if_num_data_valid => layer4_out_V_16_num_data_valid,
        if_fifo_cap => layer4_out_V_16_fifo_cap,
        if_empty_n => layer4_out_V_16_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_17_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17,
        if_full_n => layer4_out_V_17_full_n,
        if_write => ap_channel_done_layer4_out_V_17,
        if_dout => layer4_out_V_17_dout,
        if_num_data_valid => layer4_out_V_17_num_data_valid,
        if_fifo_cap => layer4_out_V_17_fifo_cap,
        if_empty_n => layer4_out_V_17_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_18_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18,
        if_full_n => layer4_out_V_18_full_n,
        if_write => ap_channel_done_layer4_out_V_18,
        if_dout => layer4_out_V_18_dout,
        if_num_data_valid => layer4_out_V_18_num_data_valid,
        if_fifo_cap => layer4_out_V_18_fifo_cap,
        if_empty_n => layer4_out_V_18_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_19_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19,
        if_full_n => layer4_out_V_19_full_n,
        if_write => ap_channel_done_layer4_out_V_19,
        if_dout => layer4_out_V_19_dout,
        if_num_data_valid => layer4_out_V_19_num_data_valid,
        if_fifo_cap => layer4_out_V_19_fifo_cap,
        if_empty_n => layer4_out_V_19_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_20_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20,
        if_full_n => layer4_out_V_20_full_n,
        if_write => ap_channel_done_layer4_out_V_20,
        if_dout => layer4_out_V_20_dout,
        if_num_data_valid => layer4_out_V_20_num_data_valid,
        if_fifo_cap => layer4_out_V_20_fifo_cap,
        if_empty_n => layer4_out_V_20_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_21_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21,
        if_full_n => layer4_out_V_21_full_n,
        if_write => ap_channel_done_layer4_out_V_21,
        if_dout => layer4_out_V_21_dout,
        if_num_data_valid => layer4_out_V_21_num_data_valid,
        if_fifo_cap => layer4_out_V_21_fifo_cap,
        if_empty_n => layer4_out_V_21_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_22_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22,
        if_full_n => layer4_out_V_22_full_n,
        if_write => ap_channel_done_layer4_out_V_22,
        if_dout => layer4_out_V_22_dout,
        if_num_data_valid => layer4_out_V_22_num_data_valid,
        if_fifo_cap => layer4_out_V_22_fifo_cap,
        if_empty_n => layer4_out_V_22_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_23_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23,
        if_full_n => layer4_out_V_23_full_n,
        if_write => ap_channel_done_layer4_out_V_23,
        if_dout => layer4_out_V_23_dout,
        if_num_data_valid => layer4_out_V_23_num_data_valid,
        if_fifo_cap => layer4_out_V_23_fifo_cap,
        if_empty_n => layer4_out_V_23_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_24_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24,
        if_full_n => layer4_out_V_24_full_n,
        if_write => ap_channel_done_layer4_out_V_24,
        if_dout => layer4_out_V_24_dout,
        if_num_data_valid => layer4_out_V_24_num_data_valid,
        if_fifo_cap => layer4_out_V_24_fifo_cap,
        if_empty_n => layer4_out_V_24_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_25_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25,
        if_full_n => layer4_out_V_25_full_n,
        if_write => ap_channel_done_layer4_out_V_25,
        if_dout => layer4_out_V_25_dout,
        if_num_data_valid => layer4_out_V_25_num_data_valid,
        if_fifo_cap => layer4_out_V_25_fifo_cap,
        if_empty_n => layer4_out_V_25_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_26_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26,
        if_full_n => layer4_out_V_26_full_n,
        if_write => ap_channel_done_layer4_out_V_26,
        if_dout => layer4_out_V_26_dout,
        if_num_data_valid => layer4_out_V_26_num_data_valid,
        if_fifo_cap => layer4_out_V_26_fifo_cap,
        if_empty_n => layer4_out_V_26_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_27_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27,
        if_full_n => layer4_out_V_27_full_n,
        if_write => ap_channel_done_layer4_out_V_27,
        if_dout => layer4_out_V_27_dout,
        if_num_data_valid => layer4_out_V_27_num_data_valid,
        if_fifo_cap => layer4_out_V_27_fifo_cap,
        if_empty_n => layer4_out_V_27_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_28_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28,
        if_full_n => layer4_out_V_28_full_n,
        if_write => ap_channel_done_layer4_out_V_28,
        if_dout => layer4_out_V_28_dout,
        if_num_data_valid => layer4_out_V_28_num_data_valid,
        if_fifo_cap => layer4_out_V_28_fifo_cap,
        if_empty_n => layer4_out_V_28_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_29_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29,
        if_full_n => layer4_out_V_29_full_n,
        if_write => ap_channel_done_layer4_out_V_29,
        if_dout => layer4_out_V_29_dout,
        if_num_data_valid => layer4_out_V_29_num_data_valid,
        if_fifo_cap => layer4_out_V_29_fifo_cap,
        if_empty_n => layer4_out_V_29_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_30_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30,
        if_full_n => layer4_out_V_30_full_n,
        if_write => ap_channel_done_layer4_out_V_30,
        if_dout => layer4_out_V_30_dout,
        if_num_data_valid => layer4_out_V_30_num_data_valid,
        if_fifo_cap => layer4_out_V_30_fifo_cap,
        if_empty_n => layer4_out_V_30_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_31_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31,
        if_full_n => layer4_out_V_31_full_n,
        if_write => ap_channel_done_layer4_out_V_31,
        if_dout => layer4_out_V_31_dout,
        if_num_data_valid => layer4_out_V_31_num_data_valid,
        if_fifo_cap => layer4_out_V_31_fifo_cap,
        if_empty_n => layer4_out_V_31_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_32_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32,
        if_full_n => layer4_out_V_32_full_n,
        if_write => ap_channel_done_layer4_out_V_32,
        if_dout => layer4_out_V_32_dout,
        if_num_data_valid => layer4_out_V_32_num_data_valid,
        if_fifo_cap => layer4_out_V_32_fifo_cap,
        if_empty_n => layer4_out_V_32_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_33_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33,
        if_full_n => layer4_out_V_33_full_n,
        if_write => ap_channel_done_layer4_out_V_33,
        if_dout => layer4_out_V_33_dout,
        if_num_data_valid => layer4_out_V_33_num_data_valid,
        if_fifo_cap => layer4_out_V_33_fifo_cap,
        if_empty_n => layer4_out_V_33_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_34_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34,
        if_full_n => layer4_out_V_34_full_n,
        if_write => ap_channel_done_layer4_out_V_34,
        if_dout => layer4_out_V_34_dout,
        if_num_data_valid => layer4_out_V_34_num_data_valid,
        if_fifo_cap => layer4_out_V_34_fifo_cap,
        if_empty_n => layer4_out_V_34_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_35_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35,
        if_full_n => layer4_out_V_35_full_n,
        if_write => ap_channel_done_layer4_out_V_35,
        if_dout => layer4_out_V_35_dout,
        if_num_data_valid => layer4_out_V_35_num_data_valid,
        if_fifo_cap => layer4_out_V_35_fifo_cap,
        if_empty_n => layer4_out_V_35_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_36_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36,
        if_full_n => layer4_out_V_36_full_n,
        if_write => ap_channel_done_layer4_out_V_36,
        if_dout => layer4_out_V_36_dout,
        if_num_data_valid => layer4_out_V_36_num_data_valid,
        if_fifo_cap => layer4_out_V_36_fifo_cap,
        if_empty_n => layer4_out_V_36_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_37_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37,
        if_full_n => layer4_out_V_37_full_n,
        if_write => ap_channel_done_layer4_out_V_37,
        if_dout => layer4_out_V_37_dout,
        if_num_data_valid => layer4_out_V_37_num_data_valid,
        if_fifo_cap => layer4_out_V_37_fifo_cap,
        if_empty_n => layer4_out_V_37_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_38_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38,
        if_full_n => layer4_out_V_38_full_n,
        if_write => ap_channel_done_layer4_out_V_38,
        if_dout => layer4_out_V_38_dout,
        if_num_data_valid => layer4_out_V_38_num_data_valid,
        if_fifo_cap => layer4_out_V_38_fifo_cap,
        if_empty_n => layer4_out_V_38_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_39_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39,
        if_full_n => layer4_out_V_39_full_n,
        if_write => ap_channel_done_layer4_out_V_39,
        if_dout => layer4_out_V_39_dout,
        if_num_data_valid => layer4_out_V_39_num_data_valid,
        if_fifo_cap => layer4_out_V_39_fifo_cap,
        if_empty_n => layer4_out_V_39_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_40_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40,
        if_full_n => layer4_out_V_40_full_n,
        if_write => ap_channel_done_layer4_out_V_40,
        if_dout => layer4_out_V_40_dout,
        if_num_data_valid => layer4_out_V_40_num_data_valid,
        if_fifo_cap => layer4_out_V_40_fifo_cap,
        if_empty_n => layer4_out_V_40_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_41_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41,
        if_full_n => layer4_out_V_41_full_n,
        if_write => ap_channel_done_layer4_out_V_41,
        if_dout => layer4_out_V_41_dout,
        if_num_data_valid => layer4_out_V_41_num_data_valid,
        if_fifo_cap => layer4_out_V_41_fifo_cap,
        if_empty_n => layer4_out_V_41_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_42_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42,
        if_full_n => layer4_out_V_42_full_n,
        if_write => ap_channel_done_layer4_out_V_42,
        if_dout => layer4_out_V_42_dout,
        if_num_data_valid => layer4_out_V_42_num_data_valid,
        if_fifo_cap => layer4_out_V_42_fifo_cap,
        if_empty_n => layer4_out_V_42_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_43_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43,
        if_full_n => layer4_out_V_43_full_n,
        if_write => ap_channel_done_layer4_out_V_43,
        if_dout => layer4_out_V_43_dout,
        if_num_data_valid => layer4_out_V_43_num_data_valid,
        if_fifo_cap => layer4_out_V_43_fifo_cap,
        if_empty_n => layer4_out_V_43_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_44_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44,
        if_full_n => layer4_out_V_44_full_n,
        if_write => ap_channel_done_layer4_out_V_44,
        if_dout => layer4_out_V_44_dout,
        if_num_data_valid => layer4_out_V_44_num_data_valid,
        if_fifo_cap => layer4_out_V_44_fifo_cap,
        if_empty_n => layer4_out_V_44_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_45_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45,
        if_full_n => layer4_out_V_45_full_n,
        if_write => ap_channel_done_layer4_out_V_45,
        if_dout => layer4_out_V_45_dout,
        if_num_data_valid => layer4_out_V_45_num_data_valid,
        if_fifo_cap => layer4_out_V_45_fifo_cap,
        if_empty_n => layer4_out_V_45_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_46_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46,
        if_full_n => layer4_out_V_46_full_n,
        if_write => ap_channel_done_layer4_out_V_46,
        if_dout => layer4_out_V_46_dout,
        if_num_data_valid => layer4_out_V_46_num_data_valid,
        if_fifo_cap => layer4_out_V_46_fifo_cap,
        if_empty_n => layer4_out_V_46_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_47_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47,
        if_full_n => layer4_out_V_47_full_n,
        if_write => ap_channel_done_layer4_out_V_47,
        if_dout => layer4_out_V_47_dout,
        if_num_data_valid => layer4_out_V_47_num_data_valid,
        if_fifo_cap => layer4_out_V_47_fifo_cap,
        if_empty_n => layer4_out_V_47_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_48_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48,
        if_full_n => layer4_out_V_48_full_n,
        if_write => ap_channel_done_layer4_out_V_48,
        if_dout => layer4_out_V_48_dout,
        if_num_data_valid => layer4_out_V_48_num_data_valid,
        if_fifo_cap => layer4_out_V_48_fifo_cap,
        if_empty_n => layer4_out_V_48_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_49_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49,
        if_full_n => layer4_out_V_49_full_n,
        if_write => ap_channel_done_layer4_out_V_49,
        if_dout => layer4_out_V_49_dout,
        if_num_data_valid => layer4_out_V_49_num_data_valid,
        if_fifo_cap => layer4_out_V_49_fifo_cap,
        if_empty_n => layer4_out_V_49_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_50_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50,
        if_full_n => layer4_out_V_50_full_n,
        if_write => ap_channel_done_layer4_out_V_50,
        if_dout => layer4_out_V_50_dout,
        if_num_data_valid => layer4_out_V_50_num_data_valid,
        if_fifo_cap => layer4_out_V_50_fifo_cap,
        if_empty_n => layer4_out_V_50_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_51_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51,
        if_full_n => layer4_out_V_51_full_n,
        if_write => ap_channel_done_layer4_out_V_51,
        if_dout => layer4_out_V_51_dout,
        if_num_data_valid => layer4_out_V_51_num_data_valid,
        if_fifo_cap => layer4_out_V_51_fifo_cap,
        if_empty_n => layer4_out_V_51_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_52_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52,
        if_full_n => layer4_out_V_52_full_n,
        if_write => ap_channel_done_layer4_out_V_52,
        if_dout => layer4_out_V_52_dout,
        if_num_data_valid => layer4_out_V_52_num_data_valid,
        if_fifo_cap => layer4_out_V_52_fifo_cap,
        if_empty_n => layer4_out_V_52_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_53_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53,
        if_full_n => layer4_out_V_53_full_n,
        if_write => ap_channel_done_layer4_out_V_53,
        if_dout => layer4_out_V_53_dout,
        if_num_data_valid => layer4_out_V_53_num_data_valid,
        if_fifo_cap => layer4_out_V_53_fifo_cap,
        if_empty_n => layer4_out_V_53_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_54_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54,
        if_full_n => layer4_out_V_54_full_n,
        if_write => ap_channel_done_layer4_out_V_54,
        if_dout => layer4_out_V_54_dout,
        if_num_data_valid => layer4_out_V_54_num_data_valid,
        if_fifo_cap => layer4_out_V_54_fifo_cap,
        if_empty_n => layer4_out_V_54_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_55_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55,
        if_full_n => layer4_out_V_55_full_n,
        if_write => ap_channel_done_layer4_out_V_55,
        if_dout => layer4_out_V_55_dout,
        if_num_data_valid => layer4_out_V_55_num_data_valid,
        if_fifo_cap => layer4_out_V_55_fifo_cap,
        if_empty_n => layer4_out_V_55_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_56_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56,
        if_full_n => layer4_out_V_56_full_n,
        if_write => ap_channel_done_layer4_out_V_56,
        if_dout => layer4_out_V_56_dout,
        if_num_data_valid => layer4_out_V_56_num_data_valid,
        if_fifo_cap => layer4_out_V_56_fifo_cap,
        if_empty_n => layer4_out_V_56_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_57_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57,
        if_full_n => layer4_out_V_57_full_n,
        if_write => ap_channel_done_layer4_out_V_57,
        if_dout => layer4_out_V_57_dout,
        if_num_data_valid => layer4_out_V_57_num_data_valid,
        if_fifo_cap => layer4_out_V_57_fifo_cap,
        if_empty_n => layer4_out_V_57_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_58_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58,
        if_full_n => layer4_out_V_58_full_n,
        if_write => ap_channel_done_layer4_out_V_58,
        if_dout => layer4_out_V_58_dout,
        if_num_data_valid => layer4_out_V_58_num_data_valid,
        if_fifo_cap => layer4_out_V_58_fifo_cap,
        if_empty_n => layer4_out_V_58_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_59_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59,
        if_full_n => layer4_out_V_59_full_n,
        if_write => ap_channel_done_layer4_out_V_59,
        if_dout => layer4_out_V_59_dout,
        if_num_data_valid => layer4_out_V_59_num_data_valid,
        if_fifo_cap => layer4_out_V_59_fifo_cap,
        if_empty_n => layer4_out_V_59_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_60_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60,
        if_full_n => layer4_out_V_60_full_n,
        if_write => ap_channel_done_layer4_out_V_60,
        if_dout => layer4_out_V_60_dout,
        if_num_data_valid => layer4_out_V_60_num_data_valid,
        if_fifo_cap => layer4_out_V_60_fifo_cap,
        if_empty_n => layer4_out_V_60_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_61_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61,
        if_full_n => layer4_out_V_61_full_n,
        if_write => ap_channel_done_layer4_out_V_61,
        if_dout => layer4_out_V_61_dout,
        if_num_data_valid => layer4_out_V_61_num_data_valid,
        if_fifo_cap => layer4_out_V_61_fifo_cap,
        if_empty_n => layer4_out_V_61_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_62_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62,
        if_full_n => layer4_out_V_62_full_n,
        if_write => ap_channel_done_layer4_out_V_62,
        if_dout => layer4_out_V_62_dout,
        if_num_data_valid => layer4_out_V_62_num_data_valid,
        if_fifo_cap => layer4_out_V_62_fifo_cap,
        if_empty_n => layer4_out_V_62_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer4_out_V_63_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63,
        if_full_n => layer4_out_V_63_full_n,
        if_write => ap_channel_done_layer4_out_V_63,
        if_dout => layer4_out_V_63_dout,
        if_num_data_valid => layer4_out_V_63_num_data_valid,
        if_fifo_cap => layer4_out_V_63_fifo_cap,
        if_empty_n => layer4_out_V_63_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready);

    layer5_out_V_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0,
        if_full_n => layer5_out_V_full_n,
        if_write => ap_channel_done_layer5_out_V,
        if_dout => layer5_out_V_dout,
        if_num_data_valid => layer5_out_V_num_data_valid,
        if_fifo_cap => layer5_out_V_fifo_cap,
        if_empty_n => layer5_out_V_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_1_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1,
        if_full_n => layer5_out_V_1_full_n,
        if_write => ap_channel_done_layer5_out_V_1,
        if_dout => layer5_out_V_1_dout,
        if_num_data_valid => layer5_out_V_1_num_data_valid,
        if_fifo_cap => layer5_out_V_1_fifo_cap,
        if_empty_n => layer5_out_V_1_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_2_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2,
        if_full_n => layer5_out_V_2_full_n,
        if_write => ap_channel_done_layer5_out_V_2,
        if_dout => layer5_out_V_2_dout,
        if_num_data_valid => layer5_out_V_2_num_data_valid,
        if_fifo_cap => layer5_out_V_2_fifo_cap,
        if_empty_n => layer5_out_V_2_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_3_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3,
        if_full_n => layer5_out_V_3_full_n,
        if_write => ap_channel_done_layer5_out_V_3,
        if_dout => layer5_out_V_3_dout,
        if_num_data_valid => layer5_out_V_3_num_data_valid,
        if_fifo_cap => layer5_out_V_3_fifo_cap,
        if_empty_n => layer5_out_V_3_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_4_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4,
        if_full_n => layer5_out_V_4_full_n,
        if_write => ap_channel_done_layer5_out_V_4,
        if_dout => layer5_out_V_4_dout,
        if_num_data_valid => layer5_out_V_4_num_data_valid,
        if_fifo_cap => layer5_out_V_4_fifo_cap,
        if_empty_n => layer5_out_V_4_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_5_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5,
        if_full_n => layer5_out_V_5_full_n,
        if_write => ap_channel_done_layer5_out_V_5,
        if_dout => layer5_out_V_5_dout,
        if_num_data_valid => layer5_out_V_5_num_data_valid,
        if_fifo_cap => layer5_out_V_5_fifo_cap,
        if_empty_n => layer5_out_V_5_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_6_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6,
        if_full_n => layer5_out_V_6_full_n,
        if_write => ap_channel_done_layer5_out_V_6,
        if_dout => layer5_out_V_6_dout,
        if_num_data_valid => layer5_out_V_6_num_data_valid,
        if_fifo_cap => layer5_out_V_6_fifo_cap,
        if_empty_n => layer5_out_V_6_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_7_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7,
        if_full_n => layer5_out_V_7_full_n,
        if_write => ap_channel_done_layer5_out_V_7,
        if_dout => layer5_out_V_7_dout,
        if_num_data_valid => layer5_out_V_7_num_data_valid,
        if_fifo_cap => layer5_out_V_7_fifo_cap,
        if_empty_n => layer5_out_V_7_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_8_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8,
        if_full_n => layer5_out_V_8_full_n,
        if_write => ap_channel_done_layer5_out_V_8,
        if_dout => layer5_out_V_8_dout,
        if_num_data_valid => layer5_out_V_8_num_data_valid,
        if_fifo_cap => layer5_out_V_8_fifo_cap,
        if_empty_n => layer5_out_V_8_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_9_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9,
        if_full_n => layer5_out_V_9_full_n,
        if_write => ap_channel_done_layer5_out_V_9,
        if_dout => layer5_out_V_9_dout,
        if_num_data_valid => layer5_out_V_9_num_data_valid,
        if_fifo_cap => layer5_out_V_9_fifo_cap,
        if_empty_n => layer5_out_V_9_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_10_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10,
        if_full_n => layer5_out_V_10_full_n,
        if_write => ap_channel_done_layer5_out_V_10,
        if_dout => layer5_out_V_10_dout,
        if_num_data_valid => layer5_out_V_10_num_data_valid,
        if_fifo_cap => layer5_out_V_10_fifo_cap,
        if_empty_n => layer5_out_V_10_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_11_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11,
        if_full_n => layer5_out_V_11_full_n,
        if_write => ap_channel_done_layer5_out_V_11,
        if_dout => layer5_out_V_11_dout,
        if_num_data_valid => layer5_out_V_11_num_data_valid,
        if_fifo_cap => layer5_out_V_11_fifo_cap,
        if_empty_n => layer5_out_V_11_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_12_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12,
        if_full_n => layer5_out_V_12_full_n,
        if_write => ap_channel_done_layer5_out_V_12,
        if_dout => layer5_out_V_12_dout,
        if_num_data_valid => layer5_out_V_12_num_data_valid,
        if_fifo_cap => layer5_out_V_12_fifo_cap,
        if_empty_n => layer5_out_V_12_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_13_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13,
        if_full_n => layer5_out_V_13_full_n,
        if_write => ap_channel_done_layer5_out_V_13,
        if_dout => layer5_out_V_13_dout,
        if_num_data_valid => layer5_out_V_13_num_data_valid,
        if_fifo_cap => layer5_out_V_13_fifo_cap,
        if_empty_n => layer5_out_V_13_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_14_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14,
        if_full_n => layer5_out_V_14_full_n,
        if_write => ap_channel_done_layer5_out_V_14,
        if_dout => layer5_out_V_14_dout,
        if_num_data_valid => layer5_out_V_14_num_data_valid,
        if_fifo_cap => layer5_out_V_14_fifo_cap,
        if_empty_n => layer5_out_V_14_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_15_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15,
        if_full_n => layer5_out_V_15_full_n,
        if_write => ap_channel_done_layer5_out_V_15,
        if_dout => layer5_out_V_15_dout,
        if_num_data_valid => layer5_out_V_15_num_data_valid,
        if_fifo_cap => layer5_out_V_15_fifo_cap,
        if_empty_n => layer5_out_V_15_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_16_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16,
        if_full_n => layer5_out_V_16_full_n,
        if_write => ap_channel_done_layer5_out_V_16,
        if_dout => layer5_out_V_16_dout,
        if_num_data_valid => layer5_out_V_16_num_data_valid,
        if_fifo_cap => layer5_out_V_16_fifo_cap,
        if_empty_n => layer5_out_V_16_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_17_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17,
        if_full_n => layer5_out_V_17_full_n,
        if_write => ap_channel_done_layer5_out_V_17,
        if_dout => layer5_out_V_17_dout,
        if_num_data_valid => layer5_out_V_17_num_data_valid,
        if_fifo_cap => layer5_out_V_17_fifo_cap,
        if_empty_n => layer5_out_V_17_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_18_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18,
        if_full_n => layer5_out_V_18_full_n,
        if_write => ap_channel_done_layer5_out_V_18,
        if_dout => layer5_out_V_18_dout,
        if_num_data_valid => layer5_out_V_18_num_data_valid,
        if_fifo_cap => layer5_out_V_18_fifo_cap,
        if_empty_n => layer5_out_V_18_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_19_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19,
        if_full_n => layer5_out_V_19_full_n,
        if_write => ap_channel_done_layer5_out_V_19,
        if_dout => layer5_out_V_19_dout,
        if_num_data_valid => layer5_out_V_19_num_data_valid,
        if_fifo_cap => layer5_out_V_19_fifo_cap,
        if_empty_n => layer5_out_V_19_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_20_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20,
        if_full_n => layer5_out_V_20_full_n,
        if_write => ap_channel_done_layer5_out_V_20,
        if_dout => layer5_out_V_20_dout,
        if_num_data_valid => layer5_out_V_20_num_data_valid,
        if_fifo_cap => layer5_out_V_20_fifo_cap,
        if_empty_n => layer5_out_V_20_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_21_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21,
        if_full_n => layer5_out_V_21_full_n,
        if_write => ap_channel_done_layer5_out_V_21,
        if_dout => layer5_out_V_21_dout,
        if_num_data_valid => layer5_out_V_21_num_data_valid,
        if_fifo_cap => layer5_out_V_21_fifo_cap,
        if_empty_n => layer5_out_V_21_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_22_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22,
        if_full_n => layer5_out_V_22_full_n,
        if_write => ap_channel_done_layer5_out_V_22,
        if_dout => layer5_out_V_22_dout,
        if_num_data_valid => layer5_out_V_22_num_data_valid,
        if_fifo_cap => layer5_out_V_22_fifo_cap,
        if_empty_n => layer5_out_V_22_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_23_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23,
        if_full_n => layer5_out_V_23_full_n,
        if_write => ap_channel_done_layer5_out_V_23,
        if_dout => layer5_out_V_23_dout,
        if_num_data_valid => layer5_out_V_23_num_data_valid,
        if_fifo_cap => layer5_out_V_23_fifo_cap,
        if_empty_n => layer5_out_V_23_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_24_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24,
        if_full_n => layer5_out_V_24_full_n,
        if_write => ap_channel_done_layer5_out_V_24,
        if_dout => layer5_out_V_24_dout,
        if_num_data_valid => layer5_out_V_24_num_data_valid,
        if_fifo_cap => layer5_out_V_24_fifo_cap,
        if_empty_n => layer5_out_V_24_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_25_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25,
        if_full_n => layer5_out_V_25_full_n,
        if_write => ap_channel_done_layer5_out_V_25,
        if_dout => layer5_out_V_25_dout,
        if_num_data_valid => layer5_out_V_25_num_data_valid,
        if_fifo_cap => layer5_out_V_25_fifo_cap,
        if_empty_n => layer5_out_V_25_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_26_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26,
        if_full_n => layer5_out_V_26_full_n,
        if_write => ap_channel_done_layer5_out_V_26,
        if_dout => layer5_out_V_26_dout,
        if_num_data_valid => layer5_out_V_26_num_data_valid,
        if_fifo_cap => layer5_out_V_26_fifo_cap,
        if_empty_n => layer5_out_V_26_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_27_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27,
        if_full_n => layer5_out_V_27_full_n,
        if_write => ap_channel_done_layer5_out_V_27,
        if_dout => layer5_out_V_27_dout,
        if_num_data_valid => layer5_out_V_27_num_data_valid,
        if_fifo_cap => layer5_out_V_27_fifo_cap,
        if_empty_n => layer5_out_V_27_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_28_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28,
        if_full_n => layer5_out_V_28_full_n,
        if_write => ap_channel_done_layer5_out_V_28,
        if_dout => layer5_out_V_28_dout,
        if_num_data_valid => layer5_out_V_28_num_data_valid,
        if_fifo_cap => layer5_out_V_28_fifo_cap,
        if_empty_n => layer5_out_V_28_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_29_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29,
        if_full_n => layer5_out_V_29_full_n,
        if_write => ap_channel_done_layer5_out_V_29,
        if_dout => layer5_out_V_29_dout,
        if_num_data_valid => layer5_out_V_29_num_data_valid,
        if_fifo_cap => layer5_out_V_29_fifo_cap,
        if_empty_n => layer5_out_V_29_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_30_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30,
        if_full_n => layer5_out_V_30_full_n,
        if_write => ap_channel_done_layer5_out_V_30,
        if_dout => layer5_out_V_30_dout,
        if_num_data_valid => layer5_out_V_30_num_data_valid,
        if_fifo_cap => layer5_out_V_30_fifo_cap,
        if_empty_n => layer5_out_V_30_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer5_out_V_31_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31,
        if_full_n => layer5_out_V_31_full_n,
        if_write => ap_channel_done_layer5_out_V_31,
        if_dout => layer5_out_V_31_dout,
        if_num_data_valid => layer5_out_V_31_num_data_valid,
        if_fifo_cap => layer5_out_V_31_fifo_cap,
        if_empty_n => layer5_out_V_31_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer6_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0,
        if_full_n => layer6_out_V_full_n,
        if_write => ap_channel_done_layer6_out_V,
        if_dout => layer6_out_V_dout,
        if_num_data_valid => layer6_out_V_num_data_valid,
        if_fifo_cap => layer6_out_V_fifo_cap,
        if_empty_n => layer6_out_V_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1,
        if_full_n => layer6_out_V_1_full_n,
        if_write => ap_channel_done_layer6_out_V_1,
        if_dout => layer6_out_V_1_dout,
        if_num_data_valid => layer6_out_V_1_num_data_valid,
        if_fifo_cap => layer6_out_V_1_fifo_cap,
        if_empty_n => layer6_out_V_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2,
        if_full_n => layer6_out_V_2_full_n,
        if_write => ap_channel_done_layer6_out_V_2,
        if_dout => layer6_out_V_2_dout,
        if_num_data_valid => layer6_out_V_2_num_data_valid,
        if_fifo_cap => layer6_out_V_2_fifo_cap,
        if_empty_n => layer6_out_V_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3,
        if_full_n => layer6_out_V_3_full_n,
        if_write => ap_channel_done_layer6_out_V_3,
        if_dout => layer6_out_V_3_dout,
        if_num_data_valid => layer6_out_V_3_num_data_valid,
        if_fifo_cap => layer6_out_V_3_fifo_cap,
        if_empty_n => layer6_out_V_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4,
        if_full_n => layer6_out_V_4_full_n,
        if_write => ap_channel_done_layer6_out_V_4,
        if_dout => layer6_out_V_4_dout,
        if_num_data_valid => layer6_out_V_4_num_data_valid,
        if_fifo_cap => layer6_out_V_4_fifo_cap,
        if_empty_n => layer6_out_V_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5,
        if_full_n => layer6_out_V_5_full_n,
        if_write => ap_channel_done_layer6_out_V_5,
        if_dout => layer6_out_V_5_dout,
        if_num_data_valid => layer6_out_V_5_num_data_valid,
        if_fifo_cap => layer6_out_V_5_fifo_cap,
        if_empty_n => layer6_out_V_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6,
        if_full_n => layer6_out_V_6_full_n,
        if_write => ap_channel_done_layer6_out_V_6,
        if_dout => layer6_out_V_6_dout,
        if_num_data_valid => layer6_out_V_6_num_data_valid,
        if_fifo_cap => layer6_out_V_6_fifo_cap,
        if_empty_n => layer6_out_V_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7,
        if_full_n => layer6_out_V_7_full_n,
        if_write => ap_channel_done_layer6_out_V_7,
        if_dout => layer6_out_V_7_dout,
        if_num_data_valid => layer6_out_V_7_num_data_valid,
        if_fifo_cap => layer6_out_V_7_fifo_cap,
        if_empty_n => layer6_out_V_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8,
        if_full_n => layer6_out_V_8_full_n,
        if_write => ap_channel_done_layer6_out_V_8,
        if_dout => layer6_out_V_8_dout,
        if_num_data_valid => layer6_out_V_8_num_data_valid,
        if_fifo_cap => layer6_out_V_8_fifo_cap,
        if_empty_n => layer6_out_V_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9,
        if_full_n => layer6_out_V_9_full_n,
        if_write => ap_channel_done_layer6_out_V_9,
        if_dout => layer6_out_V_9_dout,
        if_num_data_valid => layer6_out_V_9_num_data_valid,
        if_fifo_cap => layer6_out_V_9_fifo_cap,
        if_empty_n => layer6_out_V_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_10_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10,
        if_full_n => layer6_out_V_10_full_n,
        if_write => ap_channel_done_layer6_out_V_10,
        if_dout => layer6_out_V_10_dout,
        if_num_data_valid => layer6_out_V_10_num_data_valid,
        if_fifo_cap => layer6_out_V_10_fifo_cap,
        if_empty_n => layer6_out_V_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_11_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11,
        if_full_n => layer6_out_V_11_full_n,
        if_write => ap_channel_done_layer6_out_V_11,
        if_dout => layer6_out_V_11_dout,
        if_num_data_valid => layer6_out_V_11_num_data_valid,
        if_fifo_cap => layer6_out_V_11_fifo_cap,
        if_empty_n => layer6_out_V_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_12_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12,
        if_full_n => layer6_out_V_12_full_n,
        if_write => ap_channel_done_layer6_out_V_12,
        if_dout => layer6_out_V_12_dout,
        if_num_data_valid => layer6_out_V_12_num_data_valid,
        if_fifo_cap => layer6_out_V_12_fifo_cap,
        if_empty_n => layer6_out_V_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_13_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13,
        if_full_n => layer6_out_V_13_full_n,
        if_write => ap_channel_done_layer6_out_V_13,
        if_dout => layer6_out_V_13_dout,
        if_num_data_valid => layer6_out_V_13_num_data_valid,
        if_fifo_cap => layer6_out_V_13_fifo_cap,
        if_empty_n => layer6_out_V_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_14_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14,
        if_full_n => layer6_out_V_14_full_n,
        if_write => ap_channel_done_layer6_out_V_14,
        if_dout => layer6_out_V_14_dout,
        if_num_data_valid => layer6_out_V_14_num_data_valid,
        if_fifo_cap => layer6_out_V_14_fifo_cap,
        if_empty_n => layer6_out_V_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_15_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15,
        if_full_n => layer6_out_V_15_full_n,
        if_write => ap_channel_done_layer6_out_V_15,
        if_dout => layer6_out_V_15_dout,
        if_num_data_valid => layer6_out_V_15_num_data_valid,
        if_fifo_cap => layer6_out_V_15_fifo_cap,
        if_empty_n => layer6_out_V_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_16_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16,
        if_full_n => layer6_out_V_16_full_n,
        if_write => ap_channel_done_layer6_out_V_16,
        if_dout => layer6_out_V_16_dout,
        if_num_data_valid => layer6_out_V_16_num_data_valid,
        if_fifo_cap => layer6_out_V_16_fifo_cap,
        if_empty_n => layer6_out_V_16_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_17_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17,
        if_full_n => layer6_out_V_17_full_n,
        if_write => ap_channel_done_layer6_out_V_17,
        if_dout => layer6_out_V_17_dout,
        if_num_data_valid => layer6_out_V_17_num_data_valid,
        if_fifo_cap => layer6_out_V_17_fifo_cap,
        if_empty_n => layer6_out_V_17_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_18_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18,
        if_full_n => layer6_out_V_18_full_n,
        if_write => ap_channel_done_layer6_out_V_18,
        if_dout => layer6_out_V_18_dout,
        if_num_data_valid => layer6_out_V_18_num_data_valid,
        if_fifo_cap => layer6_out_V_18_fifo_cap,
        if_empty_n => layer6_out_V_18_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_19_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19,
        if_full_n => layer6_out_V_19_full_n,
        if_write => ap_channel_done_layer6_out_V_19,
        if_dout => layer6_out_V_19_dout,
        if_num_data_valid => layer6_out_V_19_num_data_valid,
        if_fifo_cap => layer6_out_V_19_fifo_cap,
        if_empty_n => layer6_out_V_19_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_20_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20,
        if_full_n => layer6_out_V_20_full_n,
        if_write => ap_channel_done_layer6_out_V_20,
        if_dout => layer6_out_V_20_dout,
        if_num_data_valid => layer6_out_V_20_num_data_valid,
        if_fifo_cap => layer6_out_V_20_fifo_cap,
        if_empty_n => layer6_out_V_20_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_21_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21,
        if_full_n => layer6_out_V_21_full_n,
        if_write => ap_channel_done_layer6_out_V_21,
        if_dout => layer6_out_V_21_dout,
        if_num_data_valid => layer6_out_V_21_num_data_valid,
        if_fifo_cap => layer6_out_V_21_fifo_cap,
        if_empty_n => layer6_out_V_21_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_22_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22,
        if_full_n => layer6_out_V_22_full_n,
        if_write => ap_channel_done_layer6_out_V_22,
        if_dout => layer6_out_V_22_dout,
        if_num_data_valid => layer6_out_V_22_num_data_valid,
        if_fifo_cap => layer6_out_V_22_fifo_cap,
        if_empty_n => layer6_out_V_22_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_23_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23,
        if_full_n => layer6_out_V_23_full_n,
        if_write => ap_channel_done_layer6_out_V_23,
        if_dout => layer6_out_V_23_dout,
        if_num_data_valid => layer6_out_V_23_num_data_valid,
        if_fifo_cap => layer6_out_V_23_fifo_cap,
        if_empty_n => layer6_out_V_23_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_24_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24,
        if_full_n => layer6_out_V_24_full_n,
        if_write => ap_channel_done_layer6_out_V_24,
        if_dout => layer6_out_V_24_dout,
        if_num_data_valid => layer6_out_V_24_num_data_valid,
        if_fifo_cap => layer6_out_V_24_fifo_cap,
        if_empty_n => layer6_out_V_24_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_25_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25,
        if_full_n => layer6_out_V_25_full_n,
        if_write => ap_channel_done_layer6_out_V_25,
        if_dout => layer6_out_V_25_dout,
        if_num_data_valid => layer6_out_V_25_num_data_valid,
        if_fifo_cap => layer6_out_V_25_fifo_cap,
        if_empty_n => layer6_out_V_25_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_26_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26,
        if_full_n => layer6_out_V_26_full_n,
        if_write => ap_channel_done_layer6_out_V_26,
        if_dout => layer6_out_V_26_dout,
        if_num_data_valid => layer6_out_V_26_num_data_valid,
        if_fifo_cap => layer6_out_V_26_fifo_cap,
        if_empty_n => layer6_out_V_26_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_27_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27,
        if_full_n => layer6_out_V_27_full_n,
        if_write => ap_channel_done_layer6_out_V_27,
        if_dout => layer6_out_V_27_dout,
        if_num_data_valid => layer6_out_V_27_num_data_valid,
        if_fifo_cap => layer6_out_V_27_fifo_cap,
        if_empty_n => layer6_out_V_27_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_28_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28,
        if_full_n => layer6_out_V_28_full_n,
        if_write => ap_channel_done_layer6_out_V_28,
        if_dout => layer6_out_V_28_dout,
        if_num_data_valid => layer6_out_V_28_num_data_valid,
        if_fifo_cap => layer6_out_V_28_fifo_cap,
        if_empty_n => layer6_out_V_28_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_29_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29,
        if_full_n => layer6_out_V_29_full_n,
        if_write => ap_channel_done_layer6_out_V_29,
        if_dout => layer6_out_V_29_dout,
        if_num_data_valid => layer6_out_V_29_num_data_valid,
        if_fifo_cap => layer6_out_V_29_fifo_cap,
        if_empty_n => layer6_out_V_29_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_30_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30,
        if_full_n => layer6_out_V_30_full_n,
        if_write => ap_channel_done_layer6_out_V_30,
        if_dout => layer6_out_V_30_dout,
        if_num_data_valid => layer6_out_V_30_num_data_valid,
        if_fifo_cap => layer6_out_V_30_fifo_cap,
        if_empty_n => layer6_out_V_30_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer6_out_V_31_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31,
        if_full_n => layer6_out_V_31_full_n,
        if_write => ap_channel_done_layer6_out_V_31,
        if_dout => layer6_out_V_31_dout,
        if_num_data_valid => layer6_out_V_31_num_data_valid,
        if_fifo_cap => layer6_out_V_31_fifo_cap,
        if_empty_n => layer6_out_V_31_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready);

    layer8_out_V_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0,
        if_full_n => layer8_out_V_full_n,
        if_write => ap_channel_done_layer8_out_V,
        if_dout => layer8_out_V_dout,
        if_num_data_valid => layer8_out_V_num_data_valid,
        if_fifo_cap => layer8_out_V_fifo_cap,
        if_empty_n => layer8_out_V_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_1_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1,
        if_full_n => layer8_out_V_1_full_n,
        if_write => ap_channel_done_layer8_out_V_1,
        if_dout => layer8_out_V_1_dout,
        if_num_data_valid => layer8_out_V_1_num_data_valid,
        if_fifo_cap => layer8_out_V_1_fifo_cap,
        if_empty_n => layer8_out_V_1_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_2_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2,
        if_full_n => layer8_out_V_2_full_n,
        if_write => ap_channel_done_layer8_out_V_2,
        if_dout => layer8_out_V_2_dout,
        if_num_data_valid => layer8_out_V_2_num_data_valid,
        if_fifo_cap => layer8_out_V_2_fifo_cap,
        if_empty_n => layer8_out_V_2_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_3_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3,
        if_full_n => layer8_out_V_3_full_n,
        if_write => ap_channel_done_layer8_out_V_3,
        if_dout => layer8_out_V_3_dout,
        if_num_data_valid => layer8_out_V_3_num_data_valid,
        if_fifo_cap => layer8_out_V_3_fifo_cap,
        if_empty_n => layer8_out_V_3_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_4_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4,
        if_full_n => layer8_out_V_4_full_n,
        if_write => ap_channel_done_layer8_out_V_4,
        if_dout => layer8_out_V_4_dout,
        if_num_data_valid => layer8_out_V_4_num_data_valid,
        if_fifo_cap => layer8_out_V_4_fifo_cap,
        if_empty_n => layer8_out_V_4_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_5_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5,
        if_full_n => layer8_out_V_5_full_n,
        if_write => ap_channel_done_layer8_out_V_5,
        if_dout => layer8_out_V_5_dout,
        if_num_data_valid => layer8_out_V_5_num_data_valid,
        if_fifo_cap => layer8_out_V_5_fifo_cap,
        if_empty_n => layer8_out_V_5_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_6_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6,
        if_full_n => layer8_out_V_6_full_n,
        if_write => ap_channel_done_layer8_out_V_6,
        if_dout => layer8_out_V_6_dout,
        if_num_data_valid => layer8_out_V_6_num_data_valid,
        if_fifo_cap => layer8_out_V_6_fifo_cap,
        if_empty_n => layer8_out_V_6_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_7_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7,
        if_full_n => layer8_out_V_7_full_n,
        if_write => ap_channel_done_layer8_out_V_7,
        if_dout => layer8_out_V_7_dout,
        if_num_data_valid => layer8_out_V_7_num_data_valid,
        if_fifo_cap => layer8_out_V_7_fifo_cap,
        if_empty_n => layer8_out_V_7_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_8_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8,
        if_full_n => layer8_out_V_8_full_n,
        if_write => ap_channel_done_layer8_out_V_8,
        if_dout => layer8_out_V_8_dout,
        if_num_data_valid => layer8_out_V_8_num_data_valid,
        if_fifo_cap => layer8_out_V_8_fifo_cap,
        if_empty_n => layer8_out_V_8_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_9_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9,
        if_full_n => layer8_out_V_9_full_n,
        if_write => ap_channel_done_layer8_out_V_9,
        if_dout => layer8_out_V_9_dout,
        if_num_data_valid => layer8_out_V_9_num_data_valid,
        if_fifo_cap => layer8_out_V_9_fifo_cap,
        if_empty_n => layer8_out_V_9_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_10_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10,
        if_full_n => layer8_out_V_10_full_n,
        if_write => ap_channel_done_layer8_out_V_10,
        if_dout => layer8_out_V_10_dout,
        if_num_data_valid => layer8_out_V_10_num_data_valid,
        if_fifo_cap => layer8_out_V_10_fifo_cap,
        if_empty_n => layer8_out_V_10_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_11_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11,
        if_full_n => layer8_out_V_11_full_n,
        if_write => ap_channel_done_layer8_out_V_11,
        if_dout => layer8_out_V_11_dout,
        if_num_data_valid => layer8_out_V_11_num_data_valid,
        if_fifo_cap => layer8_out_V_11_fifo_cap,
        if_empty_n => layer8_out_V_11_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_12_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12,
        if_full_n => layer8_out_V_12_full_n,
        if_write => ap_channel_done_layer8_out_V_12,
        if_dout => layer8_out_V_12_dout,
        if_num_data_valid => layer8_out_V_12_num_data_valid,
        if_fifo_cap => layer8_out_V_12_fifo_cap,
        if_empty_n => layer8_out_V_12_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_13_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13,
        if_full_n => layer8_out_V_13_full_n,
        if_write => ap_channel_done_layer8_out_V_13,
        if_dout => layer8_out_V_13_dout,
        if_num_data_valid => layer8_out_V_13_num_data_valid,
        if_fifo_cap => layer8_out_V_13_fifo_cap,
        if_empty_n => layer8_out_V_13_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_14_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14,
        if_full_n => layer8_out_V_14_full_n,
        if_write => ap_channel_done_layer8_out_V_14,
        if_dout => layer8_out_V_14_dout,
        if_num_data_valid => layer8_out_V_14_num_data_valid,
        if_fifo_cap => layer8_out_V_14_fifo_cap,
        if_empty_n => layer8_out_V_14_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_15_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15,
        if_full_n => layer8_out_V_15_full_n,
        if_write => ap_channel_done_layer8_out_V_15,
        if_dout => layer8_out_V_15_dout,
        if_num_data_valid => layer8_out_V_15_num_data_valid,
        if_fifo_cap => layer8_out_V_15_fifo_cap,
        if_empty_n => layer8_out_V_15_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_16_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16,
        if_full_n => layer8_out_V_16_full_n,
        if_write => ap_channel_done_layer8_out_V_16,
        if_dout => layer8_out_V_16_dout,
        if_num_data_valid => layer8_out_V_16_num_data_valid,
        if_fifo_cap => layer8_out_V_16_fifo_cap,
        if_empty_n => layer8_out_V_16_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_17_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17,
        if_full_n => layer8_out_V_17_full_n,
        if_write => ap_channel_done_layer8_out_V_17,
        if_dout => layer8_out_V_17_dout,
        if_num_data_valid => layer8_out_V_17_num_data_valid,
        if_fifo_cap => layer8_out_V_17_fifo_cap,
        if_empty_n => layer8_out_V_17_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_18_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18,
        if_full_n => layer8_out_V_18_full_n,
        if_write => ap_channel_done_layer8_out_V_18,
        if_dout => layer8_out_V_18_dout,
        if_num_data_valid => layer8_out_V_18_num_data_valid,
        if_fifo_cap => layer8_out_V_18_fifo_cap,
        if_empty_n => layer8_out_V_18_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_19_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19,
        if_full_n => layer8_out_V_19_full_n,
        if_write => ap_channel_done_layer8_out_V_19,
        if_dout => layer8_out_V_19_dout,
        if_num_data_valid => layer8_out_V_19_num_data_valid,
        if_fifo_cap => layer8_out_V_19_fifo_cap,
        if_empty_n => layer8_out_V_19_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_20_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20,
        if_full_n => layer8_out_V_20_full_n,
        if_write => ap_channel_done_layer8_out_V_20,
        if_dout => layer8_out_V_20_dout,
        if_num_data_valid => layer8_out_V_20_num_data_valid,
        if_fifo_cap => layer8_out_V_20_fifo_cap,
        if_empty_n => layer8_out_V_20_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_21_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21,
        if_full_n => layer8_out_V_21_full_n,
        if_write => ap_channel_done_layer8_out_V_21,
        if_dout => layer8_out_V_21_dout,
        if_num_data_valid => layer8_out_V_21_num_data_valid,
        if_fifo_cap => layer8_out_V_21_fifo_cap,
        if_empty_n => layer8_out_V_21_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_22_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22,
        if_full_n => layer8_out_V_22_full_n,
        if_write => ap_channel_done_layer8_out_V_22,
        if_dout => layer8_out_V_22_dout,
        if_num_data_valid => layer8_out_V_22_num_data_valid,
        if_fifo_cap => layer8_out_V_22_fifo_cap,
        if_empty_n => layer8_out_V_22_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_23_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23,
        if_full_n => layer8_out_V_23_full_n,
        if_write => ap_channel_done_layer8_out_V_23,
        if_dout => layer8_out_V_23_dout,
        if_num_data_valid => layer8_out_V_23_num_data_valid,
        if_fifo_cap => layer8_out_V_23_fifo_cap,
        if_empty_n => layer8_out_V_23_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_24_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24,
        if_full_n => layer8_out_V_24_full_n,
        if_write => ap_channel_done_layer8_out_V_24,
        if_dout => layer8_out_V_24_dout,
        if_num_data_valid => layer8_out_V_24_num_data_valid,
        if_fifo_cap => layer8_out_V_24_fifo_cap,
        if_empty_n => layer8_out_V_24_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_25_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25,
        if_full_n => layer8_out_V_25_full_n,
        if_write => ap_channel_done_layer8_out_V_25,
        if_dout => layer8_out_V_25_dout,
        if_num_data_valid => layer8_out_V_25_num_data_valid,
        if_fifo_cap => layer8_out_V_25_fifo_cap,
        if_empty_n => layer8_out_V_25_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_26_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26,
        if_full_n => layer8_out_V_26_full_n,
        if_write => ap_channel_done_layer8_out_V_26,
        if_dout => layer8_out_V_26_dout,
        if_num_data_valid => layer8_out_V_26_num_data_valid,
        if_fifo_cap => layer8_out_V_26_fifo_cap,
        if_empty_n => layer8_out_V_26_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_27_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27,
        if_full_n => layer8_out_V_27_full_n,
        if_write => ap_channel_done_layer8_out_V_27,
        if_dout => layer8_out_V_27_dout,
        if_num_data_valid => layer8_out_V_27_num_data_valid,
        if_fifo_cap => layer8_out_V_27_fifo_cap,
        if_empty_n => layer8_out_V_27_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_28_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28,
        if_full_n => layer8_out_V_28_full_n,
        if_write => ap_channel_done_layer8_out_V_28,
        if_dout => layer8_out_V_28_dout,
        if_num_data_valid => layer8_out_V_28_num_data_valid,
        if_fifo_cap => layer8_out_V_28_fifo_cap,
        if_empty_n => layer8_out_V_28_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_29_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29,
        if_full_n => layer8_out_V_29_full_n,
        if_write => ap_channel_done_layer8_out_V_29,
        if_dout => layer8_out_V_29_dout,
        if_num_data_valid => layer8_out_V_29_num_data_valid,
        if_fifo_cap => layer8_out_V_29_fifo_cap,
        if_empty_n => layer8_out_V_29_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_30_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30,
        if_full_n => layer8_out_V_30_full_n,
        if_write => ap_channel_done_layer8_out_V_30,
        if_dout => layer8_out_V_30_dout,
        if_num_data_valid => layer8_out_V_30_num_data_valid,
        if_fifo_cap => layer8_out_V_30_fifo_cap,
        if_empty_n => layer8_out_V_30_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer8_out_V_31_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31,
        if_full_n => layer8_out_V_31_full_n,
        if_write => ap_channel_done_layer8_out_V_31,
        if_dout => layer8_out_V_31_dout,
        if_num_data_valid => layer8_out_V_31_num_data_valid,
        if_fifo_cap => layer8_out_V_31_fifo_cap,
        if_empty_n => layer8_out_V_31_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    layer9_out_V_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0,
        if_full_n => layer9_out_V_full_n,
        if_write => ap_channel_done_layer9_out_V,
        if_dout => layer9_out_V_dout,
        if_num_data_valid => layer9_out_V_num_data_valid,
        if_fifo_cap => layer9_out_V_fifo_cap,
        if_empty_n => layer9_out_V_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_1_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1,
        if_full_n => layer9_out_V_1_full_n,
        if_write => ap_channel_done_layer9_out_V_1,
        if_dout => layer9_out_V_1_dout,
        if_num_data_valid => layer9_out_V_1_num_data_valid,
        if_fifo_cap => layer9_out_V_1_fifo_cap,
        if_empty_n => layer9_out_V_1_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_2_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2,
        if_full_n => layer9_out_V_2_full_n,
        if_write => ap_channel_done_layer9_out_V_2,
        if_dout => layer9_out_V_2_dout,
        if_num_data_valid => layer9_out_V_2_num_data_valid,
        if_fifo_cap => layer9_out_V_2_fifo_cap,
        if_empty_n => layer9_out_V_2_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_3_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3,
        if_full_n => layer9_out_V_3_full_n,
        if_write => ap_channel_done_layer9_out_V_3,
        if_dout => layer9_out_V_3_dout,
        if_num_data_valid => layer9_out_V_3_num_data_valid,
        if_fifo_cap => layer9_out_V_3_fifo_cap,
        if_empty_n => layer9_out_V_3_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_4_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4,
        if_full_n => layer9_out_V_4_full_n,
        if_write => ap_channel_done_layer9_out_V_4,
        if_dout => layer9_out_V_4_dout,
        if_num_data_valid => layer9_out_V_4_num_data_valid,
        if_fifo_cap => layer9_out_V_4_fifo_cap,
        if_empty_n => layer9_out_V_4_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_5_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5,
        if_full_n => layer9_out_V_5_full_n,
        if_write => ap_channel_done_layer9_out_V_5,
        if_dout => layer9_out_V_5_dout,
        if_num_data_valid => layer9_out_V_5_num_data_valid,
        if_fifo_cap => layer9_out_V_5_fifo_cap,
        if_empty_n => layer9_out_V_5_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_6_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6,
        if_full_n => layer9_out_V_6_full_n,
        if_write => ap_channel_done_layer9_out_V_6,
        if_dout => layer9_out_V_6_dout,
        if_num_data_valid => layer9_out_V_6_num_data_valid,
        if_fifo_cap => layer9_out_V_6_fifo_cap,
        if_empty_n => layer9_out_V_6_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_7_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7,
        if_full_n => layer9_out_V_7_full_n,
        if_write => ap_channel_done_layer9_out_V_7,
        if_dout => layer9_out_V_7_dout,
        if_num_data_valid => layer9_out_V_7_num_data_valid,
        if_fifo_cap => layer9_out_V_7_fifo_cap,
        if_empty_n => layer9_out_V_7_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_8_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8,
        if_full_n => layer9_out_V_8_full_n,
        if_write => ap_channel_done_layer9_out_V_8,
        if_dout => layer9_out_V_8_dout,
        if_num_data_valid => layer9_out_V_8_num_data_valid,
        if_fifo_cap => layer9_out_V_8_fifo_cap,
        if_empty_n => layer9_out_V_8_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_9_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9,
        if_full_n => layer9_out_V_9_full_n,
        if_write => ap_channel_done_layer9_out_V_9,
        if_dout => layer9_out_V_9_dout,
        if_num_data_valid => layer9_out_V_9_num_data_valid,
        if_fifo_cap => layer9_out_V_9_fifo_cap,
        if_empty_n => layer9_out_V_9_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_10_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10,
        if_full_n => layer9_out_V_10_full_n,
        if_write => ap_channel_done_layer9_out_V_10,
        if_dout => layer9_out_V_10_dout,
        if_num_data_valid => layer9_out_V_10_num_data_valid,
        if_fifo_cap => layer9_out_V_10_fifo_cap,
        if_empty_n => layer9_out_V_10_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_11_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11,
        if_full_n => layer9_out_V_11_full_n,
        if_write => ap_channel_done_layer9_out_V_11,
        if_dout => layer9_out_V_11_dout,
        if_num_data_valid => layer9_out_V_11_num_data_valid,
        if_fifo_cap => layer9_out_V_11_fifo_cap,
        if_empty_n => layer9_out_V_11_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_12_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12,
        if_full_n => layer9_out_V_12_full_n,
        if_write => ap_channel_done_layer9_out_V_12,
        if_dout => layer9_out_V_12_dout,
        if_num_data_valid => layer9_out_V_12_num_data_valid,
        if_fifo_cap => layer9_out_V_12_fifo_cap,
        if_empty_n => layer9_out_V_12_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_13_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13,
        if_full_n => layer9_out_V_13_full_n,
        if_write => ap_channel_done_layer9_out_V_13,
        if_dout => layer9_out_V_13_dout,
        if_num_data_valid => layer9_out_V_13_num_data_valid,
        if_fifo_cap => layer9_out_V_13_fifo_cap,
        if_empty_n => layer9_out_V_13_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_14_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14,
        if_full_n => layer9_out_V_14_full_n,
        if_write => ap_channel_done_layer9_out_V_14,
        if_dout => layer9_out_V_14_dout,
        if_num_data_valid => layer9_out_V_14_num_data_valid,
        if_fifo_cap => layer9_out_V_14_fifo_cap,
        if_empty_n => layer9_out_V_14_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer9_out_V_15_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15,
        if_full_n => layer9_out_V_15_full_n,
        if_write => ap_channel_done_layer9_out_V_15,
        if_dout => layer9_out_V_15_dout,
        if_num_data_valid => layer9_out_V_15_num_data_valid,
        if_fifo_cap => layer9_out_V_15_fifo_cap,
        if_empty_n => layer9_out_V_15_empty_n,
        if_read => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);

    layer10_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        if_full_n => layer10_out_V_full_n,
        if_write => ap_channel_done_layer10_out_V,
        if_dout => layer10_out_V_dout,
        if_num_data_valid => layer10_out_V_num_data_valid,
        if_fifo_cap => layer10_out_V_fifo_cap,
        if_empty_n => layer10_out_V_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        if_full_n => layer10_out_V_1_full_n,
        if_write => ap_channel_done_layer10_out_V_1,
        if_dout => layer10_out_V_1_dout,
        if_num_data_valid => layer10_out_V_1_num_data_valid,
        if_fifo_cap => layer10_out_V_1_fifo_cap,
        if_empty_n => layer10_out_V_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        if_full_n => layer10_out_V_2_full_n,
        if_write => ap_channel_done_layer10_out_V_2,
        if_dout => layer10_out_V_2_dout,
        if_num_data_valid => layer10_out_V_2_num_data_valid,
        if_fifo_cap => layer10_out_V_2_fifo_cap,
        if_empty_n => layer10_out_V_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        if_full_n => layer10_out_V_3_full_n,
        if_write => ap_channel_done_layer10_out_V_3,
        if_dout => layer10_out_V_3_dout,
        if_num_data_valid => layer10_out_V_3_num_data_valid,
        if_fifo_cap => layer10_out_V_3_fifo_cap,
        if_empty_n => layer10_out_V_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        if_full_n => layer10_out_V_4_full_n,
        if_write => ap_channel_done_layer10_out_V_4,
        if_dout => layer10_out_V_4_dout,
        if_num_data_valid => layer10_out_V_4_num_data_valid,
        if_fifo_cap => layer10_out_V_4_fifo_cap,
        if_empty_n => layer10_out_V_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        if_full_n => layer10_out_V_5_full_n,
        if_write => ap_channel_done_layer10_out_V_5,
        if_dout => layer10_out_V_5_dout,
        if_num_data_valid => layer10_out_V_5_num_data_valid,
        if_fifo_cap => layer10_out_V_5_fifo_cap,
        if_empty_n => layer10_out_V_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        if_full_n => layer10_out_V_6_full_n,
        if_write => ap_channel_done_layer10_out_V_6,
        if_dout => layer10_out_V_6_dout,
        if_num_data_valid => layer10_out_V_6_num_data_valid,
        if_fifo_cap => layer10_out_V_6_fifo_cap,
        if_empty_n => layer10_out_V_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        if_full_n => layer10_out_V_7_full_n,
        if_write => ap_channel_done_layer10_out_V_7,
        if_dout => layer10_out_V_7_dout,
        if_num_data_valid => layer10_out_V_7_num_data_valid,
        if_fifo_cap => layer10_out_V_7_fifo_cap,
        if_empty_n => layer10_out_V_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        if_full_n => layer10_out_V_8_full_n,
        if_write => ap_channel_done_layer10_out_V_8,
        if_dout => layer10_out_V_8_dout,
        if_num_data_valid => layer10_out_V_8_num_data_valid,
        if_fifo_cap => layer10_out_V_8_fifo_cap,
        if_empty_n => layer10_out_V_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        if_full_n => layer10_out_V_9_full_n,
        if_write => ap_channel_done_layer10_out_V_9,
        if_dout => layer10_out_V_9_dout,
        if_num_data_valid => layer10_out_V_9_num_data_valid,
        if_fifo_cap => layer10_out_V_9_fifo_cap,
        if_empty_n => layer10_out_V_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_10_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        if_full_n => layer10_out_V_10_full_n,
        if_write => ap_channel_done_layer10_out_V_10,
        if_dout => layer10_out_V_10_dout,
        if_num_data_valid => layer10_out_V_10_num_data_valid,
        if_fifo_cap => layer10_out_V_10_fifo_cap,
        if_empty_n => layer10_out_V_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_11_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        if_full_n => layer10_out_V_11_full_n,
        if_write => ap_channel_done_layer10_out_V_11,
        if_dout => layer10_out_V_11_dout,
        if_num_data_valid => layer10_out_V_11_num_data_valid,
        if_fifo_cap => layer10_out_V_11_fifo_cap,
        if_empty_n => layer10_out_V_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_12_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        if_full_n => layer10_out_V_12_full_n,
        if_write => ap_channel_done_layer10_out_V_12,
        if_dout => layer10_out_V_12_dout,
        if_num_data_valid => layer10_out_V_12_num_data_valid,
        if_fifo_cap => layer10_out_V_12_fifo_cap,
        if_empty_n => layer10_out_V_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_13_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        if_full_n => layer10_out_V_13_full_n,
        if_write => ap_channel_done_layer10_out_V_13,
        if_dout => layer10_out_V_13_dout,
        if_num_data_valid => layer10_out_V_13_num_data_valid,
        if_fifo_cap => layer10_out_V_13_fifo_cap,
        if_empty_n => layer10_out_V_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_14_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        if_full_n => layer10_out_V_14_full_n,
        if_write => ap_channel_done_layer10_out_V_14,
        if_dout => layer10_out_V_14_dout,
        if_num_data_valid => layer10_out_V_14_num_data_valid,
        if_fifo_cap => layer10_out_V_14_fifo_cap,
        if_empty_n => layer10_out_V_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_15_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        if_full_n => layer10_out_V_15_full_n,
        if_write => ap_channel_done_layer10_out_V_15,
        if_dout => layer10_out_V_15_dout,
        if_num_data_valid => layer10_out_V_15_num_data_valid,
        if_fifo_cap => layer10_out_V_15_fifo_cap,
        if_empty_n => layer10_out_V_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_16_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        if_full_n => layer10_out_V_16_full_n,
        if_write => ap_channel_done_layer10_out_V_16,
        if_dout => layer10_out_V_16_dout,
        if_num_data_valid => layer10_out_V_16_num_data_valid,
        if_fifo_cap => layer10_out_V_16_fifo_cap,
        if_empty_n => layer10_out_V_16_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_17_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        if_full_n => layer10_out_V_17_full_n,
        if_write => ap_channel_done_layer10_out_V_17,
        if_dout => layer10_out_V_17_dout,
        if_num_data_valid => layer10_out_V_17_num_data_valid,
        if_fifo_cap => layer10_out_V_17_fifo_cap,
        if_empty_n => layer10_out_V_17_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_18_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18,
        if_full_n => layer10_out_V_18_full_n,
        if_write => ap_channel_done_layer10_out_V_18,
        if_dout => layer10_out_V_18_dout,
        if_num_data_valid => layer10_out_V_18_num_data_valid,
        if_fifo_cap => layer10_out_V_18_fifo_cap,
        if_empty_n => layer10_out_V_18_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_19_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19,
        if_full_n => layer10_out_V_19_full_n,
        if_write => ap_channel_done_layer10_out_V_19,
        if_dout => layer10_out_V_19_dout,
        if_num_data_valid => layer10_out_V_19_num_data_valid,
        if_fifo_cap => layer10_out_V_19_fifo_cap,
        if_empty_n => layer10_out_V_19_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_20_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20,
        if_full_n => layer10_out_V_20_full_n,
        if_write => ap_channel_done_layer10_out_V_20,
        if_dout => layer10_out_V_20_dout,
        if_num_data_valid => layer10_out_V_20_num_data_valid,
        if_fifo_cap => layer10_out_V_20_fifo_cap,
        if_empty_n => layer10_out_V_20_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_21_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21,
        if_full_n => layer10_out_V_21_full_n,
        if_write => ap_channel_done_layer10_out_V_21,
        if_dout => layer10_out_V_21_dout,
        if_num_data_valid => layer10_out_V_21_num_data_valid,
        if_fifo_cap => layer10_out_V_21_fifo_cap,
        if_empty_n => layer10_out_V_21_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_22_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22,
        if_full_n => layer10_out_V_22_full_n,
        if_write => ap_channel_done_layer10_out_V_22,
        if_dout => layer10_out_V_22_dout,
        if_num_data_valid => layer10_out_V_22_num_data_valid,
        if_fifo_cap => layer10_out_V_22_fifo_cap,
        if_empty_n => layer10_out_V_22_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer10_out_V_23_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23,
        if_full_n => layer10_out_V_23_full_n,
        if_write => ap_channel_done_layer10_out_V_23,
        if_dout => layer10_out_V_23_dout,
        if_num_data_valid => layer10_out_V_23_num_data_valid,
        if_fifo_cap => layer10_out_V_23_fifo_cap,
        if_empty_n => layer10_out_V_23_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready);

    layer12_out_V_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0,
        if_full_n => layer12_out_V_full_n,
        if_write => ap_channel_done_layer12_out_V,
        if_dout => layer12_out_V_dout,
        if_num_data_valid => layer12_out_V_num_data_valid,
        if_fifo_cap => layer12_out_V_fifo_cap,
        if_empty_n => layer12_out_V_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_1_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1,
        if_full_n => layer12_out_V_1_full_n,
        if_write => ap_channel_done_layer12_out_V_1,
        if_dout => layer12_out_V_1_dout,
        if_num_data_valid => layer12_out_V_1_num_data_valid,
        if_fifo_cap => layer12_out_V_1_fifo_cap,
        if_empty_n => layer12_out_V_1_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_2_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2,
        if_full_n => layer12_out_V_2_full_n,
        if_write => ap_channel_done_layer12_out_V_2,
        if_dout => layer12_out_V_2_dout,
        if_num_data_valid => layer12_out_V_2_num_data_valid,
        if_fifo_cap => layer12_out_V_2_fifo_cap,
        if_empty_n => layer12_out_V_2_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_3_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3,
        if_full_n => layer12_out_V_3_full_n,
        if_write => ap_channel_done_layer12_out_V_3,
        if_dout => layer12_out_V_3_dout,
        if_num_data_valid => layer12_out_V_3_num_data_valid,
        if_fifo_cap => layer12_out_V_3_fifo_cap,
        if_empty_n => layer12_out_V_3_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_4_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4,
        if_full_n => layer12_out_V_4_full_n,
        if_write => ap_channel_done_layer12_out_V_4,
        if_dout => layer12_out_V_4_dout,
        if_num_data_valid => layer12_out_V_4_num_data_valid,
        if_fifo_cap => layer12_out_V_4_fifo_cap,
        if_empty_n => layer12_out_V_4_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_5_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5,
        if_full_n => layer12_out_V_5_full_n,
        if_write => ap_channel_done_layer12_out_V_5,
        if_dout => layer12_out_V_5_dout,
        if_num_data_valid => layer12_out_V_5_num_data_valid,
        if_fifo_cap => layer12_out_V_5_fifo_cap,
        if_empty_n => layer12_out_V_5_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_6_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6,
        if_full_n => layer12_out_V_6_full_n,
        if_write => ap_channel_done_layer12_out_V_6,
        if_dout => layer12_out_V_6_dout,
        if_num_data_valid => layer12_out_V_6_num_data_valid,
        if_fifo_cap => layer12_out_V_6_fifo_cap,
        if_empty_n => layer12_out_V_6_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_7_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7,
        if_full_n => layer12_out_V_7_full_n,
        if_write => ap_channel_done_layer12_out_V_7,
        if_dout => layer12_out_V_7_dout,
        if_num_data_valid => layer12_out_V_7_num_data_valid,
        if_fifo_cap => layer12_out_V_7_fifo_cap,
        if_empty_n => layer12_out_V_7_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_8_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8,
        if_full_n => layer12_out_V_8_full_n,
        if_write => ap_channel_done_layer12_out_V_8,
        if_dout => layer12_out_V_8_dout,
        if_num_data_valid => layer12_out_V_8_num_data_valid,
        if_fifo_cap => layer12_out_V_8_fifo_cap,
        if_empty_n => layer12_out_V_8_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_9_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9,
        if_full_n => layer12_out_V_9_full_n,
        if_write => ap_channel_done_layer12_out_V_9,
        if_dout => layer12_out_V_9_dout,
        if_num_data_valid => layer12_out_V_9_num_data_valid,
        if_fifo_cap => layer12_out_V_9_fifo_cap,
        if_empty_n => layer12_out_V_9_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_10_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10,
        if_full_n => layer12_out_V_10_full_n,
        if_write => ap_channel_done_layer12_out_V_10,
        if_dout => layer12_out_V_10_dout,
        if_num_data_valid => layer12_out_V_10_num_data_valid,
        if_fifo_cap => layer12_out_V_10_fifo_cap,
        if_empty_n => layer12_out_V_10_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_11_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11,
        if_full_n => layer12_out_V_11_full_n,
        if_write => ap_channel_done_layer12_out_V_11,
        if_dout => layer12_out_V_11_dout,
        if_num_data_valid => layer12_out_V_11_num_data_valid,
        if_fifo_cap => layer12_out_V_11_fifo_cap,
        if_empty_n => layer12_out_V_11_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_12_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12,
        if_full_n => layer12_out_V_12_full_n,
        if_write => ap_channel_done_layer12_out_V_12,
        if_dout => layer12_out_V_12_dout,
        if_num_data_valid => layer12_out_V_12_num_data_valid,
        if_fifo_cap => layer12_out_V_12_fifo_cap,
        if_empty_n => layer12_out_V_12_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_13_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13,
        if_full_n => layer12_out_V_13_full_n,
        if_write => ap_channel_done_layer12_out_V_13,
        if_dout => layer12_out_V_13_dout,
        if_num_data_valid => layer12_out_V_13_num_data_valid,
        if_fifo_cap => layer12_out_V_13_fifo_cap,
        if_empty_n => layer12_out_V_13_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_14_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14,
        if_full_n => layer12_out_V_14_full_n,
        if_write => ap_channel_done_layer12_out_V_14,
        if_dout => layer12_out_V_14_dout,
        if_num_data_valid => layer12_out_V_14_num_data_valid,
        if_fifo_cap => layer12_out_V_14_fifo_cap,
        if_empty_n => layer12_out_V_14_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_15_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15,
        if_full_n => layer12_out_V_15_full_n,
        if_write => ap_channel_done_layer12_out_V_15,
        if_dout => layer12_out_V_15_dout,
        if_num_data_valid => layer12_out_V_15_num_data_valid,
        if_fifo_cap => layer12_out_V_15_fifo_cap,
        if_empty_n => layer12_out_V_15_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_16_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16,
        if_full_n => layer12_out_V_16_full_n,
        if_write => ap_channel_done_layer12_out_V_16,
        if_dout => layer12_out_V_16_dout,
        if_num_data_valid => layer12_out_V_16_num_data_valid,
        if_fifo_cap => layer12_out_V_16_fifo_cap,
        if_empty_n => layer12_out_V_16_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_17_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17,
        if_full_n => layer12_out_V_17_full_n,
        if_write => ap_channel_done_layer12_out_V_17,
        if_dout => layer12_out_V_17_dout,
        if_num_data_valid => layer12_out_V_17_num_data_valid,
        if_fifo_cap => layer12_out_V_17_fifo_cap,
        if_empty_n => layer12_out_V_17_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_18_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18,
        if_full_n => layer12_out_V_18_full_n,
        if_write => ap_channel_done_layer12_out_V_18,
        if_dout => layer12_out_V_18_dout,
        if_num_data_valid => layer12_out_V_18_num_data_valid,
        if_fifo_cap => layer12_out_V_18_fifo_cap,
        if_empty_n => layer12_out_V_18_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_19_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19,
        if_full_n => layer12_out_V_19_full_n,
        if_write => ap_channel_done_layer12_out_V_19,
        if_dout => layer12_out_V_19_dout,
        if_num_data_valid => layer12_out_V_19_num_data_valid,
        if_fifo_cap => layer12_out_V_19_fifo_cap,
        if_empty_n => layer12_out_V_19_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_20_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20,
        if_full_n => layer12_out_V_20_full_n,
        if_write => ap_channel_done_layer12_out_V_20,
        if_dout => layer12_out_V_20_dout,
        if_num_data_valid => layer12_out_V_20_num_data_valid,
        if_fifo_cap => layer12_out_V_20_fifo_cap,
        if_empty_n => layer12_out_V_20_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_21_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21,
        if_full_n => layer12_out_V_21_full_n,
        if_write => ap_channel_done_layer12_out_V_21,
        if_dout => layer12_out_V_21_dout,
        if_num_data_valid => layer12_out_V_21_num_data_valid,
        if_fifo_cap => layer12_out_V_21_fifo_cap,
        if_empty_n => layer12_out_V_21_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_22_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22,
        if_full_n => layer12_out_V_22_full_n,
        if_write => ap_channel_done_layer12_out_V_22,
        if_dout => layer12_out_V_22_dout,
        if_num_data_valid => layer12_out_V_22_num_data_valid,
        if_fifo_cap => layer12_out_V_22_fifo_cap,
        if_empty_n => layer12_out_V_22_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer12_out_V_23_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23,
        if_full_n => layer12_out_V_23_full_n,
        if_write => ap_channel_done_layer12_out_V_23,
        if_dout => layer12_out_V_23_dout,
        if_num_data_valid => layer12_out_V_23_num_data_valid,
        if_fifo_cap => layer12_out_V_23_fifo_cap,
        if_empty_n => layer12_out_V_23_empty_n,
        if_read => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready);

    layer13_out_V_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0,
        if_full_n => layer13_out_V_full_n,
        if_write => ap_channel_done_layer13_out_V,
        if_dout => layer13_out_V_dout,
        if_num_data_valid => layer13_out_V_num_data_valid,
        if_fifo_cap => layer13_out_V_fifo_cap,
        if_empty_n => layer13_out_V_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_1_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1,
        if_full_n => layer13_out_V_1_full_n,
        if_write => ap_channel_done_layer13_out_V_1,
        if_dout => layer13_out_V_1_dout,
        if_num_data_valid => layer13_out_V_1_num_data_valid,
        if_fifo_cap => layer13_out_V_1_fifo_cap,
        if_empty_n => layer13_out_V_1_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_2_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2,
        if_full_n => layer13_out_V_2_full_n,
        if_write => ap_channel_done_layer13_out_V_2,
        if_dout => layer13_out_V_2_dout,
        if_num_data_valid => layer13_out_V_2_num_data_valid,
        if_fifo_cap => layer13_out_V_2_fifo_cap,
        if_empty_n => layer13_out_V_2_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_3_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3,
        if_full_n => layer13_out_V_3_full_n,
        if_write => ap_channel_done_layer13_out_V_3,
        if_dout => layer13_out_V_3_dout,
        if_num_data_valid => layer13_out_V_3_num_data_valid,
        if_fifo_cap => layer13_out_V_3_fifo_cap,
        if_empty_n => layer13_out_V_3_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_4_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4,
        if_full_n => layer13_out_V_4_full_n,
        if_write => ap_channel_done_layer13_out_V_4,
        if_dout => layer13_out_V_4_dout,
        if_num_data_valid => layer13_out_V_4_num_data_valid,
        if_fifo_cap => layer13_out_V_4_fifo_cap,
        if_empty_n => layer13_out_V_4_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_5_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5,
        if_full_n => layer13_out_V_5_full_n,
        if_write => ap_channel_done_layer13_out_V_5,
        if_dout => layer13_out_V_5_dout,
        if_num_data_valid => layer13_out_V_5_num_data_valid,
        if_fifo_cap => layer13_out_V_5_fifo_cap,
        if_empty_n => layer13_out_V_5_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_6_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6,
        if_full_n => layer13_out_V_6_full_n,
        if_write => ap_channel_done_layer13_out_V_6,
        if_dout => layer13_out_V_6_dout,
        if_num_data_valid => layer13_out_V_6_num_data_valid,
        if_fifo_cap => layer13_out_V_6_fifo_cap,
        if_empty_n => layer13_out_V_6_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_7_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7,
        if_full_n => layer13_out_V_7_full_n,
        if_write => ap_channel_done_layer13_out_V_7,
        if_dout => layer13_out_V_7_dout,
        if_num_data_valid => layer13_out_V_7_num_data_valid,
        if_fifo_cap => layer13_out_V_7_fifo_cap,
        if_empty_n => layer13_out_V_7_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_8_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8,
        if_full_n => layer13_out_V_8_full_n,
        if_write => ap_channel_done_layer13_out_V_8,
        if_dout => layer13_out_V_8_dout,
        if_num_data_valid => layer13_out_V_8_num_data_valid,
        if_fifo_cap => layer13_out_V_8_fifo_cap,
        if_empty_n => layer13_out_V_8_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_9_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9,
        if_full_n => layer13_out_V_9_full_n,
        if_write => ap_channel_done_layer13_out_V_9,
        if_dout => layer13_out_V_9_dout,
        if_num_data_valid => layer13_out_V_9_num_data_valid,
        if_fifo_cap => layer13_out_V_9_fifo_cap,
        if_empty_n => layer13_out_V_9_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_10_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10,
        if_full_n => layer13_out_V_10_full_n,
        if_write => ap_channel_done_layer13_out_V_10,
        if_dout => layer13_out_V_10_dout,
        if_num_data_valid => layer13_out_V_10_num_data_valid,
        if_fifo_cap => layer13_out_V_10_fifo_cap,
        if_empty_n => layer13_out_V_10_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer13_out_V_11_U : component alveo_hls4ml_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11,
        if_full_n => layer13_out_V_11_full_n,
        if_write => ap_channel_done_layer13_out_V_11,
        if_dout => layer13_out_V_11_dout,
        if_num_data_valid => layer13_out_V_11_num_data_valid,
        if_fifo_cap => layer13_out_V_11_fifo_cap,
        if_empty_n => layer13_out_V_11_empty_n,
        if_read => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready);

    layer15_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0,
        if_full_n => layer15_out_V_full_n,
        if_write => ap_channel_done_layer15_out_V,
        if_dout => layer15_out_V_dout,
        if_num_data_valid => layer15_out_V_num_data_valid,
        if_fifo_cap => layer15_out_V_fifo_cap,
        if_empty_n => layer15_out_V_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1,
        if_full_n => layer15_out_V_1_full_n,
        if_write => ap_channel_done_layer15_out_V_1,
        if_dout => layer15_out_V_1_dout,
        if_num_data_valid => layer15_out_V_1_num_data_valid,
        if_fifo_cap => layer15_out_V_1_fifo_cap,
        if_empty_n => layer15_out_V_1_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2,
        if_full_n => layer15_out_V_2_full_n,
        if_write => ap_channel_done_layer15_out_V_2,
        if_dout => layer15_out_V_2_dout,
        if_num_data_valid => layer15_out_V_2_num_data_valid,
        if_fifo_cap => layer15_out_V_2_fifo_cap,
        if_empty_n => layer15_out_V_2_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3,
        if_full_n => layer15_out_V_3_full_n,
        if_write => ap_channel_done_layer15_out_V_3,
        if_dout => layer15_out_V_3_dout,
        if_num_data_valid => layer15_out_V_3_num_data_valid,
        if_fifo_cap => layer15_out_V_3_fifo_cap,
        if_empty_n => layer15_out_V_3_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4,
        if_full_n => layer15_out_V_4_full_n,
        if_write => ap_channel_done_layer15_out_V_4,
        if_dout => layer15_out_V_4_dout,
        if_num_data_valid => layer15_out_V_4_num_data_valid,
        if_fifo_cap => layer15_out_V_4_fifo_cap,
        if_empty_n => layer15_out_V_4_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5,
        if_full_n => layer15_out_V_5_full_n,
        if_write => ap_channel_done_layer15_out_V_5,
        if_dout => layer15_out_V_5_dout,
        if_num_data_valid => layer15_out_V_5_num_data_valid,
        if_fifo_cap => layer15_out_V_5_fifo_cap,
        if_empty_n => layer15_out_V_5_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6,
        if_full_n => layer15_out_V_6_full_n,
        if_write => ap_channel_done_layer15_out_V_6,
        if_dout => layer15_out_V_6_dout,
        if_num_data_valid => layer15_out_V_6_num_data_valid,
        if_fifo_cap => layer15_out_V_6_fifo_cap,
        if_empty_n => layer15_out_V_6_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7,
        if_full_n => layer15_out_V_7_full_n,
        if_write => ap_channel_done_layer15_out_V_7,
        if_dout => layer15_out_V_7_dout,
        if_num_data_valid => layer15_out_V_7_num_data_valid,
        if_fifo_cap => layer15_out_V_7_fifo_cap,
        if_empty_n => layer15_out_V_7_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8,
        if_full_n => layer15_out_V_8_full_n,
        if_write => ap_channel_done_layer15_out_V_8,
        if_dout => layer15_out_V_8_dout,
        if_num_data_valid => layer15_out_V_8_num_data_valid,
        if_fifo_cap => layer15_out_V_8_fifo_cap,
        if_empty_n => layer15_out_V_8_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer15_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9,
        if_full_n => layer15_out_V_9_full_n,
        if_write => ap_channel_done_layer15_out_V_9,
        if_dout => layer15_out_V_9_dout,
        if_num_data_valid => layer15_out_V_9_num_data_valid,
        if_fifo_cap => layer15_out_V_9_fifo_cap,
        if_empty_n => layer15_out_V_9_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready);

    layer17_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0,
        if_full_n => layer17_out_V_full_n,
        if_write => ap_channel_done_layer17_out_V,
        if_dout => layer17_out_V_dout,
        if_num_data_valid => layer17_out_V_num_data_valid,
        if_fifo_cap => layer17_out_V_fifo_cap,
        if_empty_n => layer17_out_V_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1,
        if_full_n => layer17_out_V_1_full_n,
        if_write => ap_channel_done_layer17_out_V_1,
        if_dout => layer17_out_V_1_dout,
        if_num_data_valid => layer17_out_V_1_num_data_valid,
        if_fifo_cap => layer17_out_V_1_fifo_cap,
        if_empty_n => layer17_out_V_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2,
        if_full_n => layer17_out_V_2_full_n,
        if_write => ap_channel_done_layer17_out_V_2,
        if_dout => layer17_out_V_2_dout,
        if_num_data_valid => layer17_out_V_2_num_data_valid,
        if_fifo_cap => layer17_out_V_2_fifo_cap,
        if_empty_n => layer17_out_V_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3,
        if_full_n => layer17_out_V_3_full_n,
        if_write => ap_channel_done_layer17_out_V_3,
        if_dout => layer17_out_V_3_dout,
        if_num_data_valid => layer17_out_V_3_num_data_valid,
        if_fifo_cap => layer17_out_V_3_fifo_cap,
        if_empty_n => layer17_out_V_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4,
        if_full_n => layer17_out_V_4_full_n,
        if_write => ap_channel_done_layer17_out_V_4,
        if_dout => layer17_out_V_4_dout,
        if_num_data_valid => layer17_out_V_4_num_data_valid,
        if_fifo_cap => layer17_out_V_4_fifo_cap,
        if_empty_n => layer17_out_V_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5,
        if_full_n => layer17_out_V_5_full_n,
        if_write => ap_channel_done_layer17_out_V_5,
        if_dout => layer17_out_V_5_dout,
        if_num_data_valid => layer17_out_V_5_num_data_valid,
        if_fifo_cap => layer17_out_V_5_fifo_cap,
        if_empty_n => layer17_out_V_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6,
        if_full_n => layer17_out_V_6_full_n,
        if_write => ap_channel_done_layer17_out_V_6,
        if_dout => layer17_out_V_6_dout,
        if_num_data_valid => layer17_out_V_6_num_data_valid,
        if_fifo_cap => layer17_out_V_6_fifo_cap,
        if_empty_n => layer17_out_V_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7,
        if_full_n => layer17_out_V_7_full_n,
        if_write => ap_channel_done_layer17_out_V_7,
        if_dout => layer17_out_V_7_dout,
        if_num_data_valid => layer17_out_V_7_num_data_valid,
        if_fifo_cap => layer17_out_V_7_fifo_cap,
        if_empty_n => layer17_out_V_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8,
        if_full_n => layer17_out_V_8_full_n,
        if_write => ap_channel_done_layer17_out_V_8,
        if_dout => layer17_out_V_8_dout,
        if_num_data_valid => layer17_out_V_8_num_data_valid,
        if_fifo_cap => layer17_out_V_8_fifo_cap,
        if_empty_n => layer17_out_V_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer17_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9,
        if_full_n => layer17_out_V_9_full_n,
        if_write => ap_channel_done_layer17_out_V_9,
        if_dout => layer17_out_V_9_dout,
        if_num_data_valid => layer17_out_V_9_num_data_valid,
        if_fifo_cap => layer17_out_V_9_fifo_cap,
        if_empty_n => layer17_out_V_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready);

    layer18_out_V_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0,
        if_full_n => layer18_out_V_full_n,
        if_write => ap_channel_done_layer18_out_V,
        if_dout => layer18_out_V_dout,
        if_num_data_valid => layer18_out_V_num_data_valid,
        if_fifo_cap => layer18_out_V_fifo_cap,
        if_empty_n => layer18_out_V_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_1_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1,
        if_full_n => layer18_out_V_1_full_n,
        if_write => ap_channel_done_layer18_out_V_1,
        if_dout => layer18_out_V_1_dout,
        if_num_data_valid => layer18_out_V_1_num_data_valid,
        if_fifo_cap => layer18_out_V_1_fifo_cap,
        if_empty_n => layer18_out_V_1_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_2_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2,
        if_full_n => layer18_out_V_2_full_n,
        if_write => ap_channel_done_layer18_out_V_2,
        if_dout => layer18_out_V_2_dout,
        if_num_data_valid => layer18_out_V_2_num_data_valid,
        if_fifo_cap => layer18_out_V_2_fifo_cap,
        if_empty_n => layer18_out_V_2_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_3_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3,
        if_full_n => layer18_out_V_3_full_n,
        if_write => ap_channel_done_layer18_out_V_3,
        if_dout => layer18_out_V_3_dout,
        if_num_data_valid => layer18_out_V_3_num_data_valid,
        if_fifo_cap => layer18_out_V_3_fifo_cap,
        if_empty_n => layer18_out_V_3_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_4_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4,
        if_full_n => layer18_out_V_4_full_n,
        if_write => ap_channel_done_layer18_out_V_4,
        if_dout => layer18_out_V_4_dout,
        if_num_data_valid => layer18_out_V_4_num_data_valid,
        if_fifo_cap => layer18_out_V_4_fifo_cap,
        if_empty_n => layer18_out_V_4_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_5_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5,
        if_full_n => layer18_out_V_5_full_n,
        if_write => ap_channel_done_layer18_out_V_5,
        if_dout => layer18_out_V_5_dout,
        if_num_data_valid => layer18_out_V_5_num_data_valid,
        if_fifo_cap => layer18_out_V_5_fifo_cap,
        if_empty_n => layer18_out_V_5_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_6_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6,
        if_full_n => layer18_out_V_6_full_n,
        if_write => ap_channel_done_layer18_out_V_6,
        if_dout => layer18_out_V_6_dout,
        if_num_data_valid => layer18_out_V_6_num_data_valid,
        if_fifo_cap => layer18_out_V_6_fifo_cap,
        if_empty_n => layer18_out_V_6_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_7_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7,
        if_full_n => layer18_out_V_7_full_n,
        if_write => ap_channel_done_layer18_out_V_7,
        if_dout => layer18_out_V_7_dout,
        if_num_data_valid => layer18_out_V_7_num_data_valid,
        if_fifo_cap => layer18_out_V_7_fifo_cap,
        if_empty_n => layer18_out_V_7_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_8_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8,
        if_full_n => layer18_out_V_8_full_n,
        if_write => ap_channel_done_layer18_out_V_8,
        if_dout => layer18_out_V_8_dout,
        if_num_data_valid => layer18_out_V_8_num_data_valid,
        if_fifo_cap => layer18_out_V_8_fifo_cap,
        if_empty_n => layer18_out_V_8_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer18_out_V_9_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9,
        if_full_n => layer18_out_V_9_full_n,
        if_write => ap_channel_done_layer18_out_V_9,
        if_dout => layer18_out_V_9_dout,
        if_num_data_valid => layer18_out_V_9_num_data_valid,
        if_fifo_cap => layer18_out_V_9_fifo_cap,
        if_empty_n => layer18_out_V_9_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready);

    layer19_out_V_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0,
        if_full_n => layer19_out_V_full_n,
        if_write => ap_channel_done_layer19_out_V,
        if_dout => layer19_out_V_dout,
        if_num_data_valid => layer19_out_V_num_data_valid,
        if_fifo_cap => layer19_out_V_fifo_cap,
        if_empty_n => layer19_out_V_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_1_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1,
        if_full_n => layer19_out_V_1_full_n,
        if_write => ap_channel_done_layer19_out_V_1,
        if_dout => layer19_out_V_1_dout,
        if_num_data_valid => layer19_out_V_1_num_data_valid,
        if_fifo_cap => layer19_out_V_1_fifo_cap,
        if_empty_n => layer19_out_V_1_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_2_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2,
        if_full_n => layer19_out_V_2_full_n,
        if_write => ap_channel_done_layer19_out_V_2,
        if_dout => layer19_out_V_2_dout,
        if_num_data_valid => layer19_out_V_2_num_data_valid,
        if_fifo_cap => layer19_out_V_2_fifo_cap,
        if_empty_n => layer19_out_V_2_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_3_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3,
        if_full_n => layer19_out_V_3_full_n,
        if_write => ap_channel_done_layer19_out_V_3,
        if_dout => layer19_out_V_3_dout,
        if_num_data_valid => layer19_out_V_3_num_data_valid,
        if_fifo_cap => layer19_out_V_3_fifo_cap,
        if_empty_n => layer19_out_V_3_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_4_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4,
        if_full_n => layer19_out_V_4_full_n,
        if_write => ap_channel_done_layer19_out_V_4,
        if_dout => layer19_out_V_4_dout,
        if_num_data_valid => layer19_out_V_4_num_data_valid,
        if_fifo_cap => layer19_out_V_4_fifo_cap,
        if_empty_n => layer19_out_V_4_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_5_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5,
        if_full_n => layer19_out_V_5_full_n,
        if_write => ap_channel_done_layer19_out_V_5,
        if_dout => layer19_out_V_5_dout,
        if_num_data_valid => layer19_out_V_5_num_data_valid,
        if_fifo_cap => layer19_out_V_5_fifo_cap,
        if_empty_n => layer19_out_V_5_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_6_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6,
        if_full_n => layer19_out_V_6_full_n,
        if_write => ap_channel_done_layer19_out_V_6,
        if_dout => layer19_out_V_6_dout,
        if_num_data_valid => layer19_out_V_6_num_data_valid,
        if_fifo_cap => layer19_out_V_6_fifo_cap,
        if_empty_n => layer19_out_V_6_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_7_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7,
        if_full_n => layer19_out_V_7_full_n,
        if_write => ap_channel_done_layer19_out_V_7,
        if_dout => layer19_out_V_7_dout,
        if_num_data_valid => layer19_out_V_7_num_data_valid,
        if_fifo_cap => layer19_out_V_7_fifo_cap,
        if_empty_n => layer19_out_V_7_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_8_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8,
        if_full_n => layer19_out_V_8_full_n,
        if_write => ap_channel_done_layer19_out_V_8,
        if_dout => layer19_out_V_8_dout,
        if_num_data_valid => layer19_out_V_8_num_data_valid,
        if_fifo_cap => layer19_out_V_8_fifo_cap,
        if_empty_n => layer19_out_V_8_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_9_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9,
        if_full_n => layer19_out_V_9_full_n,
        if_write => ap_channel_done_layer19_out_V_9,
        if_dout => layer19_out_V_9_dout,
        if_num_data_valid => layer19_out_V_9_num_data_valid,
        if_fifo_cap => layer19_out_V_9_fifo_cap,
        if_empty_n => layer19_out_V_9_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_10_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10,
        if_full_n => layer19_out_V_10_full_n,
        if_write => ap_channel_done_layer19_out_V_10,
        if_dout => layer19_out_V_10_dout,
        if_num_data_valid => layer19_out_V_10_num_data_valid,
        if_fifo_cap => layer19_out_V_10_fifo_cap,
        if_empty_n => layer19_out_V_10_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_11_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11,
        if_full_n => layer19_out_V_11_full_n,
        if_write => ap_channel_done_layer19_out_V_11,
        if_dout => layer19_out_V_11_dout,
        if_num_data_valid => layer19_out_V_11_num_data_valid,
        if_fifo_cap => layer19_out_V_11_fifo_cap,
        if_empty_n => layer19_out_V_11_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_12_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12,
        if_full_n => layer19_out_V_12_full_n,
        if_write => ap_channel_done_layer19_out_V_12,
        if_dout => layer19_out_V_12_dout,
        if_num_data_valid => layer19_out_V_12_num_data_valid,
        if_fifo_cap => layer19_out_V_12_fifo_cap,
        if_empty_n => layer19_out_V_12_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_13_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13,
        if_full_n => layer19_out_V_13_full_n,
        if_write => ap_channel_done_layer19_out_V_13,
        if_dout => layer19_out_V_13_dout,
        if_num_data_valid => layer19_out_V_13_num_data_valid,
        if_fifo_cap => layer19_out_V_13_fifo_cap,
        if_empty_n => layer19_out_V_13_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_14_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14,
        if_full_n => layer19_out_V_14_full_n,
        if_write => ap_channel_done_layer19_out_V_14,
        if_dout => layer19_out_V_14_dout,
        if_num_data_valid => layer19_out_V_14_num_data_valid,
        if_fifo_cap => layer19_out_V_14_fifo_cap,
        if_empty_n => layer19_out_V_14_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer19_out_V_15_U : component alveo_hls4ml_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15,
        if_full_n => layer19_out_V_15_full_n,
        if_write => ap_channel_done_layer19_out_V_15,
        if_dout => layer19_out_V_15_dout,
        if_num_data_valid => layer19_out_V_15_num_data_valid,
        if_fifo_cap => layer19_out_V_15_fifo_cap,
        if_empty_n => layer19_out_V_15_empty_n,
        if_read => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready);

    layer21_out_V_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0,
        if_full_n => layer21_out_V_full_n,
        if_write => ap_channel_done_layer21_out_V,
        if_dout => layer21_out_V_dout,
        if_num_data_valid => layer21_out_V_num_data_valid,
        if_fifo_cap => layer21_out_V_fifo_cap,
        if_empty_n => layer21_out_V_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_1_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1,
        if_full_n => layer21_out_V_1_full_n,
        if_write => ap_channel_done_layer21_out_V_1,
        if_dout => layer21_out_V_1_dout,
        if_num_data_valid => layer21_out_V_1_num_data_valid,
        if_fifo_cap => layer21_out_V_1_fifo_cap,
        if_empty_n => layer21_out_V_1_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_2_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2,
        if_full_n => layer21_out_V_2_full_n,
        if_write => ap_channel_done_layer21_out_V_2,
        if_dout => layer21_out_V_2_dout,
        if_num_data_valid => layer21_out_V_2_num_data_valid,
        if_fifo_cap => layer21_out_V_2_fifo_cap,
        if_empty_n => layer21_out_V_2_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_3_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3,
        if_full_n => layer21_out_V_3_full_n,
        if_write => ap_channel_done_layer21_out_V_3,
        if_dout => layer21_out_V_3_dout,
        if_num_data_valid => layer21_out_V_3_num_data_valid,
        if_fifo_cap => layer21_out_V_3_fifo_cap,
        if_empty_n => layer21_out_V_3_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_4_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4,
        if_full_n => layer21_out_V_4_full_n,
        if_write => ap_channel_done_layer21_out_V_4,
        if_dout => layer21_out_V_4_dout,
        if_num_data_valid => layer21_out_V_4_num_data_valid,
        if_fifo_cap => layer21_out_V_4_fifo_cap,
        if_empty_n => layer21_out_V_4_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_5_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5,
        if_full_n => layer21_out_V_5_full_n,
        if_write => ap_channel_done_layer21_out_V_5,
        if_dout => layer21_out_V_5_dout,
        if_num_data_valid => layer21_out_V_5_num_data_valid,
        if_fifo_cap => layer21_out_V_5_fifo_cap,
        if_empty_n => layer21_out_V_5_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_6_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6,
        if_full_n => layer21_out_V_6_full_n,
        if_write => ap_channel_done_layer21_out_V_6,
        if_dout => layer21_out_V_6_dout,
        if_num_data_valid => layer21_out_V_6_num_data_valid,
        if_fifo_cap => layer21_out_V_6_fifo_cap,
        if_empty_n => layer21_out_V_6_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_7_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7,
        if_full_n => layer21_out_V_7_full_n,
        if_write => ap_channel_done_layer21_out_V_7,
        if_dout => layer21_out_V_7_dout,
        if_num_data_valid => layer21_out_V_7_num_data_valid,
        if_fifo_cap => layer21_out_V_7_fifo_cap,
        if_empty_n => layer21_out_V_7_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_8_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8,
        if_full_n => layer21_out_V_8_full_n,
        if_write => ap_channel_done_layer21_out_V_8,
        if_dout => layer21_out_V_8_dout,
        if_num_data_valid => layer21_out_V_8_num_data_valid,
        if_fifo_cap => layer21_out_V_8_fifo_cap,
        if_empty_n => layer21_out_V_8_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_9_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9,
        if_full_n => layer21_out_V_9_full_n,
        if_write => ap_channel_done_layer21_out_V_9,
        if_dout => layer21_out_V_9_dout,
        if_num_data_valid => layer21_out_V_9_num_data_valid,
        if_fifo_cap => layer21_out_V_9_fifo_cap,
        if_empty_n => layer21_out_V_9_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_10_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10,
        if_full_n => layer21_out_V_10_full_n,
        if_write => ap_channel_done_layer21_out_V_10,
        if_dout => layer21_out_V_10_dout,
        if_num_data_valid => layer21_out_V_10_num_data_valid,
        if_fifo_cap => layer21_out_V_10_fifo_cap,
        if_empty_n => layer21_out_V_10_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_11_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11,
        if_full_n => layer21_out_V_11_full_n,
        if_write => ap_channel_done_layer21_out_V_11,
        if_dout => layer21_out_V_11_dout,
        if_num_data_valid => layer21_out_V_11_num_data_valid,
        if_fifo_cap => layer21_out_V_11_fifo_cap,
        if_empty_n => layer21_out_V_11_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_12_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12,
        if_full_n => layer21_out_V_12_full_n,
        if_write => ap_channel_done_layer21_out_V_12,
        if_dout => layer21_out_V_12_dout,
        if_num_data_valid => layer21_out_V_12_num_data_valid,
        if_fifo_cap => layer21_out_V_12_fifo_cap,
        if_empty_n => layer21_out_V_12_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_13_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13,
        if_full_n => layer21_out_V_13_full_n,
        if_write => ap_channel_done_layer21_out_V_13,
        if_dout => layer21_out_V_13_dout,
        if_num_data_valid => layer21_out_V_13_num_data_valid,
        if_fifo_cap => layer21_out_V_13_fifo_cap,
        if_empty_n => layer21_out_V_13_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_14_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14,
        if_full_n => layer21_out_V_14_full_n,
        if_write => ap_channel_done_layer21_out_V_14,
        if_dout => layer21_out_V_14_dout,
        if_num_data_valid => layer21_out_V_14_num_data_valid,
        if_fifo_cap => layer21_out_V_14_fifo_cap,
        if_empty_n => layer21_out_V_14_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer21_out_V_15_U : component alveo_hls4ml_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15,
        if_full_n => layer21_out_V_15_full_n,
        if_write => ap_channel_done_layer21_out_V_15,
        if_dout => layer21_out_V_15_dout,
        if_num_data_valid => layer21_out_V_15_num_data_valid,
        if_fifo_cap => layer21_out_V_15_fifo_cap,
        if_empty_n => layer21_out_V_15_empty_n,
        if_read => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready);

    layer22_out_V_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0,
        if_full_n => layer22_out_V_full_n,
        if_write => ap_channel_done_layer22_out_V,
        if_dout => layer22_out_V_dout,
        if_num_data_valid => layer22_out_V_num_data_valid,
        if_fifo_cap => layer22_out_V_fifo_cap,
        if_empty_n => layer22_out_V_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_1_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1,
        if_full_n => layer22_out_V_1_full_n,
        if_write => ap_channel_done_layer22_out_V_1,
        if_dout => layer22_out_V_1_dout,
        if_num_data_valid => layer22_out_V_1_num_data_valid,
        if_fifo_cap => layer22_out_V_1_fifo_cap,
        if_empty_n => layer22_out_V_1_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_2_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2,
        if_full_n => layer22_out_V_2_full_n,
        if_write => ap_channel_done_layer22_out_V_2,
        if_dout => layer22_out_V_2_dout,
        if_num_data_valid => layer22_out_V_2_num_data_valid,
        if_fifo_cap => layer22_out_V_2_fifo_cap,
        if_empty_n => layer22_out_V_2_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_3_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3,
        if_full_n => layer22_out_V_3_full_n,
        if_write => ap_channel_done_layer22_out_V_3,
        if_dout => layer22_out_V_3_dout,
        if_num_data_valid => layer22_out_V_3_num_data_valid,
        if_fifo_cap => layer22_out_V_3_fifo_cap,
        if_empty_n => layer22_out_V_3_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_4_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4,
        if_full_n => layer22_out_V_4_full_n,
        if_write => ap_channel_done_layer22_out_V_4,
        if_dout => layer22_out_V_4_dout,
        if_num_data_valid => layer22_out_V_4_num_data_valid,
        if_fifo_cap => layer22_out_V_4_fifo_cap,
        if_empty_n => layer22_out_V_4_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_5_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5,
        if_full_n => layer22_out_V_5_full_n,
        if_write => ap_channel_done_layer22_out_V_5,
        if_dout => layer22_out_V_5_dout,
        if_num_data_valid => layer22_out_V_5_num_data_valid,
        if_fifo_cap => layer22_out_V_5_fifo_cap,
        if_empty_n => layer22_out_V_5_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_6_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6,
        if_full_n => layer22_out_V_6_full_n,
        if_write => ap_channel_done_layer22_out_V_6,
        if_dout => layer22_out_V_6_dout,
        if_num_data_valid => layer22_out_V_6_num_data_valid,
        if_fifo_cap => layer22_out_V_6_fifo_cap,
        if_empty_n => layer22_out_V_6_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_7_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7,
        if_full_n => layer22_out_V_7_full_n,
        if_write => ap_channel_done_layer22_out_V_7,
        if_dout => layer22_out_V_7_dout,
        if_num_data_valid => layer22_out_V_7_num_data_valid,
        if_fifo_cap => layer22_out_V_7_fifo_cap,
        if_empty_n => layer22_out_V_7_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_8_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8,
        if_full_n => layer22_out_V_8_full_n,
        if_write => ap_channel_done_layer22_out_V_8,
        if_dout => layer22_out_V_8_dout,
        if_num_data_valid => layer22_out_V_8_num_data_valid,
        if_fifo_cap => layer22_out_V_8_fifo_cap,
        if_empty_n => layer22_out_V_8_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_9_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9,
        if_full_n => layer22_out_V_9_full_n,
        if_write => ap_channel_done_layer22_out_V_9,
        if_dout => layer22_out_V_9_dout,
        if_num_data_valid => layer22_out_V_9_num_data_valid,
        if_fifo_cap => layer22_out_V_9_fifo_cap,
        if_empty_n => layer22_out_V_9_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_10_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10,
        if_full_n => layer22_out_V_10_full_n,
        if_write => ap_channel_done_layer22_out_V_10,
        if_dout => layer22_out_V_10_dout,
        if_num_data_valid => layer22_out_V_10_num_data_valid,
        if_fifo_cap => layer22_out_V_10_fifo_cap,
        if_empty_n => layer22_out_V_10_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_11_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11,
        if_full_n => layer22_out_V_11_full_n,
        if_write => ap_channel_done_layer22_out_V_11,
        if_dout => layer22_out_V_11_dout,
        if_num_data_valid => layer22_out_V_11_num_data_valid,
        if_fifo_cap => layer22_out_V_11_fifo_cap,
        if_empty_n => layer22_out_V_11_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_12_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12,
        if_full_n => layer22_out_V_12_full_n,
        if_write => ap_channel_done_layer22_out_V_12,
        if_dout => layer22_out_V_12_dout,
        if_num_data_valid => layer22_out_V_12_num_data_valid,
        if_fifo_cap => layer22_out_V_12_fifo_cap,
        if_empty_n => layer22_out_V_12_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_13_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13,
        if_full_n => layer22_out_V_13_full_n,
        if_write => ap_channel_done_layer22_out_V_13,
        if_dout => layer22_out_V_13_dout,
        if_num_data_valid => layer22_out_V_13_num_data_valid,
        if_fifo_cap => layer22_out_V_13_fifo_cap,
        if_empty_n => layer22_out_V_13_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_14_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14,
        if_full_n => layer22_out_V_14_full_n,
        if_write => ap_channel_done_layer22_out_V_14,
        if_dout => layer22_out_V_14_dout,
        if_num_data_valid => layer22_out_V_14_num_data_valid,
        if_fifo_cap => layer22_out_V_14_fifo_cap,
        if_empty_n => layer22_out_V_14_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);

    layer22_out_V_15_U : component alveo_hls4ml_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15,
        if_full_n => layer22_out_V_15_full_n,
        if_write => ap_channel_done_layer22_out_V_15,
        if_dout => layer22_out_V_15_dout,
        if_num_data_valid => layer22_out_V_15_num_data_valid,
        if_fifo_cap => layer22_out_V_15_fifo_cap,
        if_empty_n => layer22_out_V_15_empty_n,
        if_read => dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready);





    ap_sync_reg_channel_write_layer10_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V <= ap_sync_channel_write_layer10_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_1 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_1 <= ap_sync_channel_write_layer10_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_10 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_10 <= ap_sync_channel_write_layer10_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_11 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_11 <= ap_sync_channel_write_layer10_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_12 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_12 <= ap_sync_channel_write_layer10_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_13 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_13 <= ap_sync_channel_write_layer10_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_14 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_14 <= ap_sync_channel_write_layer10_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_15 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_15 <= ap_sync_channel_write_layer10_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_16 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_16 <= ap_sync_channel_write_layer10_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_17 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_17 <= ap_sync_channel_write_layer10_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_18 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_18 <= ap_sync_channel_write_layer10_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_19 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_19 <= ap_sync_channel_write_layer10_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_2 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_2 <= ap_sync_channel_write_layer10_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_20 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_20 <= ap_sync_channel_write_layer10_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_21 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_21 <= ap_sync_channel_write_layer10_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_22 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_22 <= ap_sync_channel_write_layer10_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_23 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_23 <= ap_sync_channel_write_layer10_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_3 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_3 <= ap_sync_channel_write_layer10_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_4 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_4 <= ap_sync_channel_write_layer10_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_5 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_5 <= ap_sync_channel_write_layer10_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_6 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_6 <= ap_sync_channel_write_layer10_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_7 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_7 <= ap_sync_channel_write_layer10_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_8 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_8 <= ap_sync_channel_write_layer10_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_V_9 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_V_9 <= ap_sync_channel_write_layer10_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V <= ap_sync_channel_write_layer12_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_1 <= ap_sync_channel_write_layer12_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_10 <= ap_sync_channel_write_layer12_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_11 <= ap_sync_channel_write_layer12_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_12 <= ap_sync_channel_write_layer12_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_13 <= ap_sync_channel_write_layer12_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_14 <= ap_sync_channel_write_layer12_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_15 <= ap_sync_channel_write_layer12_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_16 <= ap_sync_channel_write_layer12_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_17 <= ap_sync_channel_write_layer12_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_18 <= ap_sync_channel_write_layer12_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_19 <= ap_sync_channel_write_layer12_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_2 <= ap_sync_channel_write_layer12_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_20 <= ap_sync_channel_write_layer12_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_21 <= ap_sync_channel_write_layer12_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_22 <= ap_sync_channel_write_layer12_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_23 <= ap_sync_channel_write_layer12_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_3 <= ap_sync_channel_write_layer12_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_4 <= ap_sync_channel_write_layer12_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_5 <= ap_sync_channel_write_layer12_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_6 <= ap_sync_channel_write_layer12_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_7 <= ap_sync_channel_write_layer12_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_8 <= ap_sync_channel_write_layer12_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer12_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer12_out_V_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer12_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer12_out_V_9 <= ap_sync_channel_write_layer12_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V <= ap_sync_channel_write_layer13_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_1 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_1 <= ap_sync_channel_write_layer13_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_10 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_10 <= ap_sync_channel_write_layer13_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_11 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_11 <= ap_sync_channel_write_layer13_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_2 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_2 <= ap_sync_channel_write_layer13_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_3 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_3 <= ap_sync_channel_write_layer13_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_4 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_4 <= ap_sync_channel_write_layer13_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_5 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_5 <= ap_sync_channel_write_layer13_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_6 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_6 <= ap_sync_channel_write_layer13_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_7 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_7 <= ap_sync_channel_write_layer13_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_8 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_8 <= ap_sync_channel_write_layer13_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer13_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer13_out_V_9 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer13_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer13_out_V_9 <= ap_sync_channel_write_layer13_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V <= ap_sync_channel_write_layer15_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_1 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_1 <= ap_sync_channel_write_layer15_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_2 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_2 <= ap_sync_channel_write_layer15_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_3 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_3 <= ap_sync_channel_write_layer15_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_4 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_4 <= ap_sync_channel_write_layer15_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_5 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_5 <= ap_sync_channel_write_layer15_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_6 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_6 <= ap_sync_channel_write_layer15_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_7 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_7 <= ap_sync_channel_write_layer15_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_8 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_8 <= ap_sync_channel_write_layer15_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer15_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer15_out_V_9 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer15_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer15_out_V_9 <= ap_sync_channel_write_layer15_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V <= ap_sync_channel_write_layer17_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_1 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_1 <= ap_sync_channel_write_layer17_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_2 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_2 <= ap_sync_channel_write_layer17_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_3 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_3 <= ap_sync_channel_write_layer17_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_4 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_4 <= ap_sync_channel_write_layer17_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_5 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_5 <= ap_sync_channel_write_layer17_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_6 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_6 <= ap_sync_channel_write_layer17_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_7 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_7 <= ap_sync_channel_write_layer17_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_8 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_8 <= ap_sync_channel_write_layer17_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer17_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer17_out_V_9 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer17_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer17_out_V_9 <= ap_sync_channel_write_layer17_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V <= ap_sync_channel_write_layer18_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_1 <= ap_sync_channel_write_layer18_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_2 <= ap_sync_channel_write_layer18_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_3 <= ap_sync_channel_write_layer18_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_4 <= ap_sync_channel_write_layer18_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_5 <= ap_sync_channel_write_layer18_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_6 <= ap_sync_channel_write_layer18_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_7 <= ap_sync_channel_write_layer18_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_8 <= ap_sync_channel_write_layer18_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer18_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer18_out_V_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer18_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer18_out_V_9 <= ap_sync_channel_write_layer18_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V <= ap_sync_channel_write_layer19_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_1 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_1 <= ap_sync_channel_write_layer19_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_10 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_10 <= ap_sync_channel_write_layer19_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_11 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_11 <= ap_sync_channel_write_layer19_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_12 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_12 <= ap_sync_channel_write_layer19_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_13 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_13 <= ap_sync_channel_write_layer19_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_14 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_14 <= ap_sync_channel_write_layer19_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_15 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_15 <= ap_sync_channel_write_layer19_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_2 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_2 <= ap_sync_channel_write_layer19_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_3 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_3 <= ap_sync_channel_write_layer19_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_4 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_4 <= ap_sync_channel_write_layer19_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_5 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_5 <= ap_sync_channel_write_layer19_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_6 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_6 <= ap_sync_channel_write_layer19_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_7 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_7 <= ap_sync_channel_write_layer19_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_8 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_8 <= ap_sync_channel_write_layer19_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer19_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer19_out_V_9 <= ap_const_logic_0;
            else
                if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer19_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer19_out_V_9 <= ap_sync_channel_write_layer19_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V <= ap_sync_channel_write_layer21_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_1 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_1 <= ap_sync_channel_write_layer21_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_10 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_10 <= ap_sync_channel_write_layer21_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_11 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_11 <= ap_sync_channel_write_layer21_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_12 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_12 <= ap_sync_channel_write_layer21_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_13 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_13 <= ap_sync_channel_write_layer21_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_14 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_14 <= ap_sync_channel_write_layer21_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_15 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_15 <= ap_sync_channel_write_layer21_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_2 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_2 <= ap_sync_channel_write_layer21_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_3 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_3 <= ap_sync_channel_write_layer21_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_4 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_4 <= ap_sync_channel_write_layer21_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_5 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_5 <= ap_sync_channel_write_layer21_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_6 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_6 <= ap_sync_channel_write_layer21_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_7 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_7 <= ap_sync_channel_write_layer21_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_8 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_8 <= ap_sync_channel_write_layer21_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer21_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer21_out_V_9 <= ap_const_logic_0;
            else
                if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer21_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer21_out_V_9 <= ap_sync_channel_write_layer21_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V <= ap_sync_channel_write_layer22_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_1 <= ap_sync_channel_write_layer22_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_10 <= ap_sync_channel_write_layer22_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_11 <= ap_sync_channel_write_layer22_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_12 <= ap_sync_channel_write_layer22_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_13 <= ap_sync_channel_write_layer22_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_14 <= ap_sync_channel_write_layer22_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_15 <= ap_sync_channel_write_layer22_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_2 <= ap_sync_channel_write_layer22_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_3 <= ap_sync_channel_write_layer22_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_4 <= ap_sync_channel_write_layer22_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_5 <= ap_sync_channel_write_layer22_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_6 <= ap_sync_channel_write_layer22_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_7 <= ap_sync_channel_write_layer22_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_8 <= ap_sync_channel_write_layer22_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer22_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer22_out_V_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer22_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer22_out_V_9 <= ap_sync_channel_write_layer22_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V <= ap_sync_channel_write_layer2_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_1 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_1 <= ap_sync_channel_write_layer2_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_10 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_10 <= ap_sync_channel_write_layer2_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_11 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_11 <= ap_sync_channel_write_layer2_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_12 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_12 <= ap_sync_channel_write_layer2_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_13 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_13 <= ap_sync_channel_write_layer2_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_14 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_14 <= ap_sync_channel_write_layer2_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_15 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_15 <= ap_sync_channel_write_layer2_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_16 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_16 <= ap_sync_channel_write_layer2_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_17 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_17 <= ap_sync_channel_write_layer2_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_18 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_18 <= ap_sync_channel_write_layer2_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_19 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_19 <= ap_sync_channel_write_layer2_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_2 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_2 <= ap_sync_channel_write_layer2_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_20 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_20 <= ap_sync_channel_write_layer2_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_21 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_21 <= ap_sync_channel_write_layer2_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_22 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_22 <= ap_sync_channel_write_layer2_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_23 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_23 <= ap_sync_channel_write_layer2_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_24 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_24 <= ap_sync_channel_write_layer2_out_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_25 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_25 <= ap_sync_channel_write_layer2_out_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_26 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_26 <= ap_sync_channel_write_layer2_out_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_27 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_27 <= ap_sync_channel_write_layer2_out_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_28 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_28 <= ap_sync_channel_write_layer2_out_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_29 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_29 <= ap_sync_channel_write_layer2_out_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_3 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_3 <= ap_sync_channel_write_layer2_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_30 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_30 <= ap_sync_channel_write_layer2_out_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_31 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_31 <= ap_sync_channel_write_layer2_out_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_32 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_32 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_32 <= ap_sync_channel_write_layer2_out_V_32;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_33 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_33 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_33 <= ap_sync_channel_write_layer2_out_V_33;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_34 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_34 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_34 <= ap_sync_channel_write_layer2_out_V_34;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_35 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_35 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_35 <= ap_sync_channel_write_layer2_out_V_35;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_36 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_36 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_36 <= ap_sync_channel_write_layer2_out_V_36;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_37 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_37 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_37 <= ap_sync_channel_write_layer2_out_V_37;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_38 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_38 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_38 <= ap_sync_channel_write_layer2_out_V_38;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_39 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_39 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_39 <= ap_sync_channel_write_layer2_out_V_39;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_4 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_4 <= ap_sync_channel_write_layer2_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_40 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_40 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_40 <= ap_sync_channel_write_layer2_out_V_40;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_41 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_41 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_41 <= ap_sync_channel_write_layer2_out_V_41;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_42 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_42 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_42 <= ap_sync_channel_write_layer2_out_V_42;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_43 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_43 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_43 <= ap_sync_channel_write_layer2_out_V_43;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_44 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_44 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_44 <= ap_sync_channel_write_layer2_out_V_44;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_45 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_45 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_45 <= ap_sync_channel_write_layer2_out_V_45;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_46 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_46 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_46 <= ap_sync_channel_write_layer2_out_V_46;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_47 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_47 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_47 <= ap_sync_channel_write_layer2_out_V_47;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_48 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_48 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_48 <= ap_sync_channel_write_layer2_out_V_48;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_49 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_49 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_49 <= ap_sync_channel_write_layer2_out_V_49;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_5 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_5 <= ap_sync_channel_write_layer2_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_50 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_50 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_50 <= ap_sync_channel_write_layer2_out_V_50;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_51 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_51 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_51 <= ap_sync_channel_write_layer2_out_V_51;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_52 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_52 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_52 <= ap_sync_channel_write_layer2_out_V_52;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_53 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_53 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_53 <= ap_sync_channel_write_layer2_out_V_53;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_54 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_54 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_54 <= ap_sync_channel_write_layer2_out_V_54;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_55 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_55 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_55 <= ap_sync_channel_write_layer2_out_V_55;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_56 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_56 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_56 <= ap_sync_channel_write_layer2_out_V_56;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_57 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_57 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_57 <= ap_sync_channel_write_layer2_out_V_57;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_58 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_58 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_58 <= ap_sync_channel_write_layer2_out_V_58;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_59 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_59 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_59 <= ap_sync_channel_write_layer2_out_V_59;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_6 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_6 <= ap_sync_channel_write_layer2_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_60 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_60 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_60 <= ap_sync_channel_write_layer2_out_V_60;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_61 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_61 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_61 <= ap_sync_channel_write_layer2_out_V_61;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_62 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_62 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_62 <= ap_sync_channel_write_layer2_out_V_62;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_63 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_63 <= ap_sync_channel_write_layer2_out_V_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_7 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_7 <= ap_sync_channel_write_layer2_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_8 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_8 <= ap_sync_channel_write_layer2_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_V_9 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_V_9 <= ap_sync_channel_write_layer2_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V <= ap_sync_channel_write_layer4_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_1 <= ap_sync_channel_write_layer4_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_10 <= ap_sync_channel_write_layer4_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_11 <= ap_sync_channel_write_layer4_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_12 <= ap_sync_channel_write_layer4_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_13 <= ap_sync_channel_write_layer4_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_14 <= ap_sync_channel_write_layer4_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_15 <= ap_sync_channel_write_layer4_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_16 <= ap_sync_channel_write_layer4_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_17 <= ap_sync_channel_write_layer4_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_18 <= ap_sync_channel_write_layer4_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_19 <= ap_sync_channel_write_layer4_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_2 <= ap_sync_channel_write_layer4_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_20 <= ap_sync_channel_write_layer4_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_21 <= ap_sync_channel_write_layer4_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_22 <= ap_sync_channel_write_layer4_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_23 <= ap_sync_channel_write_layer4_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_24 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_24 <= ap_sync_channel_write_layer4_out_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_25 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_25 <= ap_sync_channel_write_layer4_out_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_26 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_26 <= ap_sync_channel_write_layer4_out_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_27 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_27 <= ap_sync_channel_write_layer4_out_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_28 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_28 <= ap_sync_channel_write_layer4_out_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_29 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_29 <= ap_sync_channel_write_layer4_out_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_3 <= ap_sync_channel_write_layer4_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_30 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_30 <= ap_sync_channel_write_layer4_out_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_31 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_31 <= ap_sync_channel_write_layer4_out_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_32 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_32 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_32 <= ap_sync_channel_write_layer4_out_V_32;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_33 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_33 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_33 <= ap_sync_channel_write_layer4_out_V_33;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_34 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_34 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_34 <= ap_sync_channel_write_layer4_out_V_34;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_35 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_35 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_35 <= ap_sync_channel_write_layer4_out_V_35;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_36 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_36 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_36 <= ap_sync_channel_write_layer4_out_V_36;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_37 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_37 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_37 <= ap_sync_channel_write_layer4_out_V_37;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_38 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_38 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_38 <= ap_sync_channel_write_layer4_out_V_38;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_39 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_39 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_39 <= ap_sync_channel_write_layer4_out_V_39;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_4 <= ap_sync_channel_write_layer4_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_40 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_40 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_40 <= ap_sync_channel_write_layer4_out_V_40;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_41 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_41 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_41 <= ap_sync_channel_write_layer4_out_V_41;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_42 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_42 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_42 <= ap_sync_channel_write_layer4_out_V_42;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_43 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_43 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_43 <= ap_sync_channel_write_layer4_out_V_43;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_44 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_44 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_44 <= ap_sync_channel_write_layer4_out_V_44;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_45 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_45 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_45 <= ap_sync_channel_write_layer4_out_V_45;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_46 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_46 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_46 <= ap_sync_channel_write_layer4_out_V_46;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_47 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_47 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_47 <= ap_sync_channel_write_layer4_out_V_47;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_48 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_48 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_48 <= ap_sync_channel_write_layer4_out_V_48;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_49 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_49 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_49 <= ap_sync_channel_write_layer4_out_V_49;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_5 <= ap_sync_channel_write_layer4_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_50 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_50 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_50 <= ap_sync_channel_write_layer4_out_V_50;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_51 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_51 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_51 <= ap_sync_channel_write_layer4_out_V_51;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_52 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_52 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_52 <= ap_sync_channel_write_layer4_out_V_52;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_53 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_53 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_53 <= ap_sync_channel_write_layer4_out_V_53;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_54 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_54 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_54 <= ap_sync_channel_write_layer4_out_V_54;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_55 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_55 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_55 <= ap_sync_channel_write_layer4_out_V_55;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_56 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_56 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_56 <= ap_sync_channel_write_layer4_out_V_56;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_57 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_57 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_57 <= ap_sync_channel_write_layer4_out_V_57;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_58 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_58 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_58 <= ap_sync_channel_write_layer4_out_V_58;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_59 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_59 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_59 <= ap_sync_channel_write_layer4_out_V_59;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_6 <= ap_sync_channel_write_layer4_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_60 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_60 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_60 <= ap_sync_channel_write_layer4_out_V_60;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_61 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_61 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_61 <= ap_sync_channel_write_layer4_out_V_61;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_62 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_62 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_62 <= ap_sync_channel_write_layer4_out_V_62;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_63 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_63 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_63 <= ap_sync_channel_write_layer4_out_V_63;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_7 <= ap_sync_channel_write_layer4_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_8 <= ap_sync_channel_write_layer4_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_V_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_V_9 <= ap_sync_channel_write_layer4_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V <= ap_sync_channel_write_layer5_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_1 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_1 <= ap_sync_channel_write_layer5_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_10 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_10 <= ap_sync_channel_write_layer5_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_11 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_11 <= ap_sync_channel_write_layer5_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_12 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_12 <= ap_sync_channel_write_layer5_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_13 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_13 <= ap_sync_channel_write_layer5_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_14 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_14 <= ap_sync_channel_write_layer5_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_15 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_15 <= ap_sync_channel_write_layer5_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_16 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_16 <= ap_sync_channel_write_layer5_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_17 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_17 <= ap_sync_channel_write_layer5_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_18 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_18 <= ap_sync_channel_write_layer5_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_19 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_19 <= ap_sync_channel_write_layer5_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_2 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_2 <= ap_sync_channel_write_layer5_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_20 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_20 <= ap_sync_channel_write_layer5_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_21 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_21 <= ap_sync_channel_write_layer5_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_22 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_22 <= ap_sync_channel_write_layer5_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_23 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_23 <= ap_sync_channel_write_layer5_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_24 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_24 <= ap_sync_channel_write_layer5_out_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_25 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_25 <= ap_sync_channel_write_layer5_out_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_26 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_26 <= ap_sync_channel_write_layer5_out_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_27 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_27 <= ap_sync_channel_write_layer5_out_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_28 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_28 <= ap_sync_channel_write_layer5_out_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_29 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_29 <= ap_sync_channel_write_layer5_out_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_3 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_3 <= ap_sync_channel_write_layer5_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_30 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_30 <= ap_sync_channel_write_layer5_out_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_31 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_31 <= ap_sync_channel_write_layer5_out_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_4 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_4 <= ap_sync_channel_write_layer5_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_5 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_5 <= ap_sync_channel_write_layer5_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_6 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_6 <= ap_sync_channel_write_layer5_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_7 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_7 <= ap_sync_channel_write_layer5_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_8 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_8 <= ap_sync_channel_write_layer5_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_V_9 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_V_9 <= ap_sync_channel_write_layer5_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V <= ap_sync_channel_write_layer6_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_1 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_1 <= ap_sync_channel_write_layer6_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_10 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_10 <= ap_sync_channel_write_layer6_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_11 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_11 <= ap_sync_channel_write_layer6_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_12 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_12 <= ap_sync_channel_write_layer6_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_13 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_13 <= ap_sync_channel_write_layer6_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_14 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_14 <= ap_sync_channel_write_layer6_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_15 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_15 <= ap_sync_channel_write_layer6_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_16 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_16 <= ap_sync_channel_write_layer6_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_17 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_17 <= ap_sync_channel_write_layer6_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_18 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_18 <= ap_sync_channel_write_layer6_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_19 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_19 <= ap_sync_channel_write_layer6_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_2 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_2 <= ap_sync_channel_write_layer6_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_20 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_20 <= ap_sync_channel_write_layer6_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_21 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_21 <= ap_sync_channel_write_layer6_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_22 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_22 <= ap_sync_channel_write_layer6_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_23 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_23 <= ap_sync_channel_write_layer6_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_24 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_24 <= ap_sync_channel_write_layer6_out_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_25 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_25 <= ap_sync_channel_write_layer6_out_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_26 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_26 <= ap_sync_channel_write_layer6_out_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_27 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_27 <= ap_sync_channel_write_layer6_out_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_28 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_28 <= ap_sync_channel_write_layer6_out_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_29 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_29 <= ap_sync_channel_write_layer6_out_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_3 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_3 <= ap_sync_channel_write_layer6_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_30 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_30 <= ap_sync_channel_write_layer6_out_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_31 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_31 <= ap_sync_channel_write_layer6_out_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_4 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_4 <= ap_sync_channel_write_layer6_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_5 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_5 <= ap_sync_channel_write_layer6_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_6 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_6 <= ap_sync_channel_write_layer6_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_7 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_7 <= ap_sync_channel_write_layer6_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_8 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_8 <= ap_sync_channel_write_layer6_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer6_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer6_out_V_9 <= ap_const_logic_0;
            else
                if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer6_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer6_out_V_9 <= ap_sync_channel_write_layer6_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V <= ap_sync_channel_write_layer8_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_1 <= ap_sync_channel_write_layer8_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_10 <= ap_sync_channel_write_layer8_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_11 <= ap_sync_channel_write_layer8_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_12 <= ap_sync_channel_write_layer8_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_13 <= ap_sync_channel_write_layer8_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_14 <= ap_sync_channel_write_layer8_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_15 <= ap_sync_channel_write_layer8_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_16 <= ap_sync_channel_write_layer8_out_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_17 <= ap_sync_channel_write_layer8_out_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_18 <= ap_sync_channel_write_layer8_out_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_19 <= ap_sync_channel_write_layer8_out_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_2 <= ap_sync_channel_write_layer8_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_20 <= ap_sync_channel_write_layer8_out_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_21 <= ap_sync_channel_write_layer8_out_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_22 <= ap_sync_channel_write_layer8_out_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_23 <= ap_sync_channel_write_layer8_out_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_24 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_24 <= ap_sync_channel_write_layer8_out_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_25 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_25 <= ap_sync_channel_write_layer8_out_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_26 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_26 <= ap_sync_channel_write_layer8_out_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_27 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_27 <= ap_sync_channel_write_layer8_out_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_28 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_28 <= ap_sync_channel_write_layer8_out_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_29 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_29 <= ap_sync_channel_write_layer8_out_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_3 <= ap_sync_channel_write_layer8_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_30 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_30 <= ap_sync_channel_write_layer8_out_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_31 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_31 <= ap_sync_channel_write_layer8_out_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_4 <= ap_sync_channel_write_layer8_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_5 <= ap_sync_channel_write_layer8_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_6 <= ap_sync_channel_write_layer8_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_7 <= ap_sync_channel_write_layer8_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_8 <= ap_sync_channel_write_layer8_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_V_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_V_9 <= ap_sync_channel_write_layer8_out_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V <= ap_sync_channel_write_layer9_out_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_1 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_1 <= ap_sync_channel_write_layer9_out_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_10 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_10 <= ap_sync_channel_write_layer9_out_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_11 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_11 <= ap_sync_channel_write_layer9_out_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_12 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_12 <= ap_sync_channel_write_layer9_out_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_13 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_13 <= ap_sync_channel_write_layer9_out_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_14 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_14 <= ap_sync_channel_write_layer9_out_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_15 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_15 <= ap_sync_channel_write_layer9_out_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_2 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_2 <= ap_sync_channel_write_layer9_out_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_3 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_3 <= ap_sync_channel_write_layer9_out_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_4 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_4 <= ap_sync_channel_write_layer9_out_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_5 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_5 <= ap_sync_channel_write_layer9_out_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_6 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_6 <= ap_sync_channel_write_layer9_out_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_7 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_7 <= ap_sync_channel_write_layer9_out_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_8 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_8 <= ap_sync_channel_write_layer9_out_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_V_9 <= ap_const_logic_0;
            else
                if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_V_9 <= ap_sync_channel_write_layer9_out_V_9;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer10_out_V <= ((ap_sync_reg_channel_write_layer10_out_V xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_1 <= ((ap_sync_reg_channel_write_layer10_out_V_1 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_10 <= ((ap_sync_reg_channel_write_layer10_out_V_10 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_11 <= ((ap_sync_reg_channel_write_layer10_out_V_11 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_12 <= ((ap_sync_reg_channel_write_layer10_out_V_12 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_13 <= ((ap_sync_reg_channel_write_layer10_out_V_13 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_14 <= ((ap_sync_reg_channel_write_layer10_out_V_14 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_15 <= ((ap_sync_reg_channel_write_layer10_out_V_15 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_16 <= ((ap_sync_reg_channel_write_layer10_out_V_16 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_17 <= ((ap_sync_reg_channel_write_layer10_out_V_17 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_18 <= ((ap_sync_reg_channel_write_layer10_out_V_18 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_19 <= ((ap_sync_reg_channel_write_layer10_out_V_19 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_2 <= ((ap_sync_reg_channel_write_layer10_out_V_2 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_20 <= ((ap_sync_reg_channel_write_layer10_out_V_20 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_21 <= ((ap_sync_reg_channel_write_layer10_out_V_21 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_22 <= ((ap_sync_reg_channel_write_layer10_out_V_22 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_23 <= ((ap_sync_reg_channel_write_layer10_out_V_23 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_3 <= ((ap_sync_reg_channel_write_layer10_out_V_3 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_4 <= ((ap_sync_reg_channel_write_layer10_out_V_4 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_5 <= ((ap_sync_reg_channel_write_layer10_out_V_5 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_6 <= ((ap_sync_reg_channel_write_layer10_out_V_6 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_7 <= ((ap_sync_reg_channel_write_layer10_out_V_7 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_8 <= ((ap_sync_reg_channel_write_layer10_out_V_8 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer10_out_V_9 <= ((ap_sync_reg_channel_write_layer10_out_V_9 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_channel_done_layer12_out_V <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_16 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_16 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_17 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_17 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_18 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_18 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_19 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_19 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_20 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_20 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_21 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_21 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_22 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_22 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_23 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_23 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer12_out_V_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done and (ap_sync_reg_channel_write_layer12_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_1 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_10 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_11 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_2 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_3 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_4 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_5 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_6 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_7 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_8 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer13_out_V_9 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done and (ap_sync_reg_channel_write_layer13_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer15_out_V <= ((ap_sync_reg_channel_write_layer15_out_V xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_1 <= ((ap_sync_reg_channel_write_layer15_out_V_1 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_2 <= ((ap_sync_reg_channel_write_layer15_out_V_2 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_3 <= ((ap_sync_reg_channel_write_layer15_out_V_3 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_4 <= ((ap_sync_reg_channel_write_layer15_out_V_4 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_5 <= ((ap_sync_reg_channel_write_layer15_out_V_5 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_6 <= ((ap_sync_reg_channel_write_layer15_out_V_6 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_7 <= ((ap_sync_reg_channel_write_layer15_out_V_7 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_8 <= ((ap_sync_reg_channel_write_layer15_out_V_8 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer15_out_V_9 <= ((ap_sync_reg_channel_write_layer15_out_V_9 xor ap_const_logic_1) and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);
    ap_channel_done_layer17_out_V <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_1 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_2 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_3 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_4 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_5 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_6 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_7 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_8 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer17_out_V_9 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done and (ap_sync_reg_channel_write_layer17_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer18_out_V_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done and (ap_sync_reg_channel_write_layer18_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer19_out_V <= ((ap_sync_reg_channel_write_layer19_out_V xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_1 <= ((ap_sync_reg_channel_write_layer19_out_V_1 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_10 <= ((ap_sync_reg_channel_write_layer19_out_V_10 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_11 <= ((ap_sync_reg_channel_write_layer19_out_V_11 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_12 <= ((ap_sync_reg_channel_write_layer19_out_V_12 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_13 <= ((ap_sync_reg_channel_write_layer19_out_V_13 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_14 <= ((ap_sync_reg_channel_write_layer19_out_V_14 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_15 <= ((ap_sync_reg_channel_write_layer19_out_V_15 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_2 <= ((ap_sync_reg_channel_write_layer19_out_V_2 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_3 <= ((ap_sync_reg_channel_write_layer19_out_V_3 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_4 <= ((ap_sync_reg_channel_write_layer19_out_V_4 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_5 <= ((ap_sync_reg_channel_write_layer19_out_V_5 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_6 <= ((ap_sync_reg_channel_write_layer19_out_V_6 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_7 <= ((ap_sync_reg_channel_write_layer19_out_V_7 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_8 <= ((ap_sync_reg_channel_write_layer19_out_V_8 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer19_out_V_9 <= ((ap_sync_reg_channel_write_layer19_out_V_9 xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);
    ap_channel_done_layer21_out_V <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_1 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_10 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_11 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_12 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_13 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_14 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_15 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_2 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_3 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_4 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_5 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_6 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_7 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_8 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer21_out_V_9 <= (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done and (ap_sync_reg_channel_write_layer21_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer22_out_V_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done and (ap_sync_reg_channel_write_layer22_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer2_out_V <= ((ap_sync_reg_channel_write_layer2_out_V xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_1 <= ((ap_sync_reg_channel_write_layer2_out_V_1 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_10 <= ((ap_sync_reg_channel_write_layer2_out_V_10 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_11 <= ((ap_sync_reg_channel_write_layer2_out_V_11 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_12 <= ((ap_sync_reg_channel_write_layer2_out_V_12 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_13 <= ((ap_sync_reg_channel_write_layer2_out_V_13 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_14 <= ((ap_sync_reg_channel_write_layer2_out_V_14 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_15 <= ((ap_sync_reg_channel_write_layer2_out_V_15 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_16 <= ((ap_sync_reg_channel_write_layer2_out_V_16 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_17 <= ((ap_sync_reg_channel_write_layer2_out_V_17 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_18 <= ((ap_sync_reg_channel_write_layer2_out_V_18 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_19 <= ((ap_sync_reg_channel_write_layer2_out_V_19 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_2 <= ((ap_sync_reg_channel_write_layer2_out_V_2 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_20 <= ((ap_sync_reg_channel_write_layer2_out_V_20 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_21 <= ((ap_sync_reg_channel_write_layer2_out_V_21 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_22 <= ((ap_sync_reg_channel_write_layer2_out_V_22 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_23 <= ((ap_sync_reg_channel_write_layer2_out_V_23 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_24 <= ((ap_sync_reg_channel_write_layer2_out_V_24 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_25 <= ((ap_sync_reg_channel_write_layer2_out_V_25 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_26 <= ((ap_sync_reg_channel_write_layer2_out_V_26 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_27 <= ((ap_sync_reg_channel_write_layer2_out_V_27 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_28 <= ((ap_sync_reg_channel_write_layer2_out_V_28 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_29 <= ((ap_sync_reg_channel_write_layer2_out_V_29 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_3 <= ((ap_sync_reg_channel_write_layer2_out_V_3 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_30 <= ((ap_sync_reg_channel_write_layer2_out_V_30 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_31 <= ((ap_sync_reg_channel_write_layer2_out_V_31 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_32 <= ((ap_sync_reg_channel_write_layer2_out_V_32 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_33 <= ((ap_sync_reg_channel_write_layer2_out_V_33 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_34 <= ((ap_sync_reg_channel_write_layer2_out_V_34 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_35 <= ((ap_sync_reg_channel_write_layer2_out_V_35 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_36 <= ((ap_sync_reg_channel_write_layer2_out_V_36 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_37 <= ((ap_sync_reg_channel_write_layer2_out_V_37 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_38 <= ((ap_sync_reg_channel_write_layer2_out_V_38 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_39 <= ((ap_sync_reg_channel_write_layer2_out_V_39 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_4 <= ((ap_sync_reg_channel_write_layer2_out_V_4 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_40 <= ((ap_sync_reg_channel_write_layer2_out_V_40 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_41 <= ((ap_sync_reg_channel_write_layer2_out_V_41 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_42 <= ((ap_sync_reg_channel_write_layer2_out_V_42 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_43 <= ((ap_sync_reg_channel_write_layer2_out_V_43 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_44 <= ((ap_sync_reg_channel_write_layer2_out_V_44 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_45 <= ((ap_sync_reg_channel_write_layer2_out_V_45 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_46 <= ((ap_sync_reg_channel_write_layer2_out_V_46 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_47 <= ((ap_sync_reg_channel_write_layer2_out_V_47 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_48 <= ((ap_sync_reg_channel_write_layer2_out_V_48 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_49 <= ((ap_sync_reg_channel_write_layer2_out_V_49 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_5 <= ((ap_sync_reg_channel_write_layer2_out_V_5 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_50 <= ((ap_sync_reg_channel_write_layer2_out_V_50 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_51 <= ((ap_sync_reg_channel_write_layer2_out_V_51 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_52 <= ((ap_sync_reg_channel_write_layer2_out_V_52 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_53 <= ((ap_sync_reg_channel_write_layer2_out_V_53 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_54 <= ((ap_sync_reg_channel_write_layer2_out_V_54 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_55 <= ((ap_sync_reg_channel_write_layer2_out_V_55 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_56 <= ((ap_sync_reg_channel_write_layer2_out_V_56 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_57 <= ((ap_sync_reg_channel_write_layer2_out_V_57 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_58 <= ((ap_sync_reg_channel_write_layer2_out_V_58 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_59 <= ((ap_sync_reg_channel_write_layer2_out_V_59 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_6 <= ((ap_sync_reg_channel_write_layer2_out_V_6 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_60 <= ((ap_sync_reg_channel_write_layer2_out_V_60 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_61 <= ((ap_sync_reg_channel_write_layer2_out_V_61 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_62 <= ((ap_sync_reg_channel_write_layer2_out_V_62 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_63 <= ((ap_sync_reg_channel_write_layer2_out_V_63 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_7 <= ((ap_sync_reg_channel_write_layer2_out_V_7 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_8 <= ((ap_sync_reg_channel_write_layer2_out_V_8 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer2_out_V_9 <= ((ap_sync_reg_channel_write_layer2_out_V_9 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);
    ap_channel_done_layer4_out_V <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_16 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_16 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_17 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_17 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_18 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_18 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_19 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_19 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_20 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_20 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_21 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_21 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_22 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_22 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_23 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_23 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_24 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_24 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_25 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_25 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_26 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_26 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_27 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_27 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_28 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_28 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_29 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_29 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_30 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_30 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_31 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_31 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_32 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_32 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_33 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_33 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_34 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_34 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_35 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_35 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_36 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_36 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_37 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_37 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_38 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_38 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_39 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_39 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_40 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_40 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_41 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_41 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_42 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_42 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_43 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_43 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_44 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_44 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_45 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_45 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_46 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_46 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_47 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_47 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_48 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_48 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_49 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_49 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_50 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_50 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_51 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_51 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_52 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_52 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_53 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_53 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_54 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_54 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_55 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_55 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_56 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_56 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_57 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_57 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_58 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_58 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_59 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_59 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_60 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_60 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_61 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_61 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_62 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_62 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_63 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_63 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer4_out_V_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_1 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_10 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_11 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_12 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_13 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_14 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_15 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_16 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_16 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_17 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_17 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_18 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_18 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_19 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_19 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_2 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_20 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_20 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_21 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_21 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_22 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_22 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_23 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_23 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_24 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_24 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_25 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_25 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_26 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_26 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_27 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_27 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_28 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_28 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_29 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_29 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_3 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_30 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_30 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_31 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_31 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_4 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_5 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_6 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_7 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_8 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer5_out_V_9 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer6_out_V <= ((ap_sync_reg_channel_write_layer6_out_V xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_1 <= ((ap_sync_reg_channel_write_layer6_out_V_1 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_10 <= ((ap_sync_reg_channel_write_layer6_out_V_10 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_11 <= ((ap_sync_reg_channel_write_layer6_out_V_11 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_12 <= ((ap_sync_reg_channel_write_layer6_out_V_12 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_13 <= ((ap_sync_reg_channel_write_layer6_out_V_13 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_14 <= ((ap_sync_reg_channel_write_layer6_out_V_14 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_15 <= ((ap_sync_reg_channel_write_layer6_out_V_15 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_16 <= ((ap_sync_reg_channel_write_layer6_out_V_16 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_17 <= ((ap_sync_reg_channel_write_layer6_out_V_17 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_18 <= ((ap_sync_reg_channel_write_layer6_out_V_18 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_19 <= ((ap_sync_reg_channel_write_layer6_out_V_19 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_2 <= ((ap_sync_reg_channel_write_layer6_out_V_2 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_20 <= ((ap_sync_reg_channel_write_layer6_out_V_20 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_21 <= ((ap_sync_reg_channel_write_layer6_out_V_21 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_22 <= ((ap_sync_reg_channel_write_layer6_out_V_22 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_23 <= ((ap_sync_reg_channel_write_layer6_out_V_23 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_24 <= ((ap_sync_reg_channel_write_layer6_out_V_24 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_25 <= ((ap_sync_reg_channel_write_layer6_out_V_25 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_26 <= ((ap_sync_reg_channel_write_layer6_out_V_26 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_27 <= ((ap_sync_reg_channel_write_layer6_out_V_27 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_28 <= ((ap_sync_reg_channel_write_layer6_out_V_28 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_29 <= ((ap_sync_reg_channel_write_layer6_out_V_29 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_3 <= ((ap_sync_reg_channel_write_layer6_out_V_3 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_30 <= ((ap_sync_reg_channel_write_layer6_out_V_30 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_31 <= ((ap_sync_reg_channel_write_layer6_out_V_31 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_4 <= ((ap_sync_reg_channel_write_layer6_out_V_4 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_5 <= ((ap_sync_reg_channel_write_layer6_out_V_5 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_6 <= ((ap_sync_reg_channel_write_layer6_out_V_6 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_7 <= ((ap_sync_reg_channel_write_layer6_out_V_7 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_8 <= ((ap_sync_reg_channel_write_layer6_out_V_8 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer6_out_V_9 <= ((ap_sync_reg_channel_write_layer6_out_V_9 xor ap_const_logic_1) and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);
    ap_channel_done_layer8_out_V <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_1 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_10 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_11 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_12 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_13 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_14 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_15 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_16 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_16 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_17 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_17 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_18 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_18 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_19 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_19 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_2 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_20 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_20 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_21 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_21 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_22 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_22 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_23 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_23 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_24 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_24 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_25 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_25 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_26 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_26 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_27 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_27 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_28 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_28 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_29 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_29 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_3 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_30 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_30 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_31 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_31 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_4 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_5 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_6 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_7 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_8 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer8_out_V_9 <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done and (ap_sync_reg_channel_write_layer8_out_V_9 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_1 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_1 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_10 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_10 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_11 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_11 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_12 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_12 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_13 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_13 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_14 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_14 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_15 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_15 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_2 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_2 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_3 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_3 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_4 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_4 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_5 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_5 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_6 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_6 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_7 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_7 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_8 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_8 xor ap_const_logic_1));
    ap_channel_done_layer9_out_V_9 <= (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_V_9 xor ap_const_logic_1));
    ap_done <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done;
    ap_idle <= (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle and relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle and pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle and normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle and (layer22_out_V_15_empty_n xor ap_const_logic_1) and (layer22_out_V_14_empty_n xor ap_const_logic_1) and (layer22_out_V_13_empty_n xor ap_const_logic_1) and (layer22_out_V_12_empty_n xor ap_const_logic_1) and (layer22_out_V_11_empty_n xor ap_const_logic_1) and (layer22_out_V_10_empty_n xor ap_const_logic_1) and (layer22_out_V_9_empty_n xor ap_const_logic_1) and (layer22_out_V_8_empty_n xor ap_const_logic_1) and (layer22_out_V_7_empty_n xor ap_const_logic_1) and (layer22_out_V_6_empty_n xor ap_const_logic_1) and (layer22_out_V_5_empty_n xor ap_const_logic_1) and (layer22_out_V_4_empty_n xor ap_const_logic_1) and (layer22_out_V_3_empty_n xor ap_const_logic_1) and (layer22_out_V_2_empty_n xor ap_const_logic_1) and (layer22_out_V_1_empty_n xor ap_const_logic_1) and (layer22_out_V_empty_n xor ap_const_logic_1) and (layer21_out_V_15_empty_n xor ap_const_logic_1) and (layer21_out_V_14_empty_n xor ap_const_logic_1) and (layer21_out_V_13_empty_n xor ap_const_logic_1) and (layer21_out_V_12_empty_n xor ap_const_logic_1) and (layer21_out_V_11_empty_n xor ap_const_logic_1) and (layer21_out_V_10_empty_n xor ap_const_logic_1) and (layer21_out_V_9_empty_n xor ap_const_logic_1) and (layer21_out_V_8_empty_n xor ap_const_logic_1) and (layer21_out_V_7_empty_n xor ap_const_logic_1) and (layer21_out_V_6_empty_n xor ap_const_logic_1) and (layer21_out_V_5_empty_n xor ap_const_logic_1) and (layer21_out_V_4_empty_n xor ap_const_logic_1) and (layer21_out_V_3_empty_n xor ap_const_logic_1) and (layer21_out_V_2_empty_n xor ap_const_logic_1) and (layer21_out_V_1_empty_n xor ap_const_logic_1) and (layer21_out_V_empty_n xor ap_const_logic_1) and (layer19_out_V_15_empty_n xor ap_const_logic_1) and (layer19_out_V_14_empty_n xor ap_const_logic_1) and (layer19_out_V_13_empty_n xor ap_const_logic_1) and (layer19_out_V_12_empty_n xor ap_const_logic_1) and (layer19_out_V_11_empty_n xor ap_const_logic_1) and (layer19_out_V_10_empty_n xor ap_const_logic_1) and (layer19_out_V_9_empty_n xor ap_const_logic_1) and (layer19_out_V_8_empty_n xor ap_const_logic_1) and (layer19_out_V_7_empty_n xor ap_const_logic_1) and (layer19_out_V_6_empty_n xor ap_const_logic_1) and (layer19_out_V_5_empty_n xor ap_const_logic_1) and (layer19_out_V_4_empty_n xor ap_const_logic_1) and (layer19_out_V_3_empty_n xor ap_const_logic_1) and (layer19_out_V_2_empty_n xor ap_const_logic_1) and (layer19_out_V_1_empty_n xor ap_const_logic_1) and (layer19_out_V_empty_n xor ap_const_logic_1) and (layer18_out_V_9_empty_n xor ap_const_logic_1) and (layer18_out_V_8_empty_n xor ap_const_logic_1) and (layer18_out_V_7_empty_n xor ap_const_logic_1) and (layer18_out_V_6_empty_n xor ap_const_logic_1) and (layer18_out_V_5_empty_n xor ap_const_logic_1) and (layer18_out_V_4_empty_n xor ap_const_logic_1) and (layer18_out_V_3_empty_n xor ap_const_logic_1) and (layer18_out_V_2_empty_n xor ap_const_logic_1) and (layer18_out_V_1_empty_n xor ap_const_logic_1) and (layer18_out_V_empty_n xor ap_const_logic_1) and (layer17_out_V_9_empty_n xor ap_const_logic_1) and (layer17_out_V_8_empty_n xor ap_const_logic_1) and (layer17_out_V_7_empty_n xor ap_const_logic_1) and (layer17_out_V_6_empty_n xor ap_const_logic_1) and (layer17_out_V_5_empty_n xor ap_const_logic_1) and (layer17_out_V_4_empty_n xor ap_const_logic_1) and (layer17_out_V_3_empty_n xor ap_const_logic_1) and (layer17_out_V_2_empty_n xor ap_const_logic_1) and (layer17_out_V_1_empty_n xor ap_const_logic_1) and (layer17_out_V_empty_n xor ap_const_logic_1) and (layer15_out_V_9_empty_n xor ap_const_logic_1) and (layer15_out_V_8_empty_n xor ap_const_logic_1) and (layer15_out_V_7_empty_n xor ap_const_logic_1) and (layer15_out_V_6_empty_n xor ap_const_logic_1) and (layer15_out_V_5_empty_n xor ap_const_logic_1) and (layer15_out_V_4_empty_n xor ap_const_logic_1) and (layer15_out_V_3_empty_n xor ap_const_logic_1) and (layer15_out_V_2_empty_n xor ap_const_logic_1) and (layer15_out_V_1_empty_n xor ap_const_logic_1) and (layer15_out_V_empty_n xor ap_const_logic_1) and (layer13_out_V_11_empty_n xor ap_const_logic_1) and (layer13_out_V_10_empty_n xor ap_const_logic_1) and (layer13_out_V_9_empty_n xor ap_const_logic_1) and (layer13_out_V_8_empty_n xor ap_const_logic_1) and (layer13_out_V_7_empty_n xor ap_const_logic_1) and (layer13_out_V_6_empty_n xor ap_const_logic_1) and (layer13_out_V_5_empty_n xor ap_const_logic_1) and (layer13_out_V_4_empty_n xor ap_const_logic_1) and (layer13_out_V_3_empty_n xor ap_const_logic_1) and (layer13_out_V_2_empty_n xor ap_const_logic_1) and (layer13_out_V_1_empty_n xor ap_const_logic_1) and (layer13_out_V_empty_n xor ap_const_logic_1) and (layer12_out_V_23_empty_n xor ap_const_logic_1) and (layer12_out_V_22_empty_n xor ap_const_logic_1) and (layer12_out_V_21_empty_n xor ap_const_logic_1) and (layer12_out_V_20_empty_n xor ap_const_logic_1) and (layer12_out_V_19_empty_n xor ap_const_logic_1) and (layer12_out_V_18_empty_n xor ap_const_logic_1) and (layer12_out_V_17_empty_n xor ap_const_logic_1) and (layer12_out_V_16_empty_n xor ap_const_logic_1) and (layer12_out_V_15_empty_n xor ap_const_logic_1) and (layer12_out_V_14_empty_n xor ap_const_logic_1) and (layer12_out_V_13_empty_n xor ap_const_logic_1) and (layer12_out_V_12_empty_n xor ap_const_logic_1) and (layer12_out_V_11_empty_n xor ap_const_logic_1) and (layer12_out_V_10_empty_n xor ap_const_logic_1) and (layer12_out_V_9_empty_n xor ap_const_logic_1) and (layer12_out_V_8_empty_n xor ap_const_logic_1) and (layer12_out_V_7_empty_n xor ap_const_logic_1) and (layer12_out_V_6_empty_n xor ap_const_logic_1) and (layer12_out_V_5_empty_n xor ap_const_logic_1) and (layer12_out_V_4_empty_n xor ap_const_logic_1) and (layer12_out_V_3_empty_n xor ap_const_logic_1) and (layer12_out_V_2_empty_n xor ap_const_logic_1) and (layer12_out_V_1_empty_n xor ap_const_logic_1) and (layer12_out_V_empty_n xor ap_const_logic_1) and (layer10_out_V_23_empty_n xor ap_const_logic_1) and (layer10_out_V_22_empty_n xor ap_const_logic_1) and (layer10_out_V_21_empty_n xor ap_const_logic_1) and (layer10_out_V_20_empty_n xor ap_const_logic_1) and (layer10_out_V_19_empty_n xor ap_const_logic_1) and (layer10_out_V_18_empty_n xor ap_const_logic_1) and (layer10_out_V_17_empty_n xor ap_const_logic_1) and (layer10_out_V_16_empty_n xor ap_const_logic_1) and (layer10_out_V_15_empty_n xor ap_const_logic_1) and (layer10_out_V_14_empty_n xor ap_const_logic_1) and (layer10_out_V_13_empty_n xor ap_const_logic_1) and (layer10_out_V_12_empty_n xor ap_const_logic_1) and (layer10_out_V_11_empty_n xor ap_const_logic_1) and (layer10_out_V_10_empty_n xor ap_const_logic_1) and (layer10_out_V_9_empty_n xor ap_const_logic_1) and (layer10_out_V_8_empty_n xor ap_const_logic_1) and (layer10_out_V_7_empty_n xor ap_const_logic_1) and (layer10_out_V_6_empty_n xor ap_const_logic_1) and (layer10_out_V_5_empty_n xor ap_const_logic_1) and (layer10_out_V_4_empty_n xor ap_const_logic_1) and (layer10_out_V_3_empty_n xor ap_const_logic_1) and (layer10_out_V_2_empty_n xor ap_const_logic_1) and (layer10_out_V_1_empty_n xor ap_const_logic_1) and (layer10_out_V_empty_n xor ap_const_logic_1) and (layer9_out_V_15_empty_n xor ap_const_logic_1) and (layer9_out_V_14_empty_n xor ap_const_logic_1) and (layer9_out_V_13_empty_n xor ap_const_logic_1) and (layer9_out_V_12_empty_n xor ap_const_logic_1) and (layer9_out_V_11_empty_n xor ap_const_logic_1) and (layer9_out_V_10_empty_n xor ap_const_logic_1) and (layer9_out_V_9_empty_n xor ap_const_logic_1) and (layer9_out_V_8_empty_n xor ap_const_logic_1) and (layer9_out_V_7_empty_n xor ap_const_logic_1) and (layer9_out_V_6_empty_n xor ap_const_logic_1) and (layer9_out_V_5_empty_n xor ap_const_logic_1) and (layer9_out_V_4_empty_n xor ap_const_logic_1) and (layer9_out_V_3_empty_n xor ap_const_logic_1) and (layer9_out_V_2_empty_n xor ap_const_logic_1) and (layer9_out_V_1_empty_n xor ap_const_logic_1) and (layer9_out_V_empty_n xor ap_const_logic_1) and (layer8_out_V_31_empty_n xor ap_const_logic_1) and (layer8_out_V_30_empty_n xor ap_const_logic_1) and (layer8_out_V_29_empty_n xor ap_const_logic_1) and (layer8_out_V_28_empty_n xor ap_const_logic_1) and (layer8_out_V_27_empty_n xor ap_const_logic_1) and (layer8_out_V_26_empty_n xor ap_const_logic_1) and (layer8_out_V_25_empty_n xor ap_const_logic_1) and (layer8_out_V_24_empty_n xor ap_const_logic_1) and (layer8_out_V_23_empty_n xor ap_const_logic_1) and (layer8_out_V_22_empty_n xor ap_const_logic_1) and (layer8_out_V_21_empty_n xor ap_const_logic_1) and (layer8_out_V_20_empty_n xor ap_const_logic_1) and (layer8_out_V_19_empty_n xor ap_const_logic_1) and (layer8_out_V_18_empty_n xor ap_const_logic_1) and (layer8_out_V_17_empty_n xor ap_const_logic_1) and (layer8_out_V_16_empty_n xor ap_const_logic_1) and (layer8_out_V_15_empty_n xor ap_const_logic_1) and (layer8_out_V_14_empty_n xor ap_const_logic_1) and (layer8_out_V_13_empty_n xor ap_const_logic_1) and (layer8_out_V_12_empty_n xor ap_const_logic_1) and (layer8_out_V_11_empty_n xor ap_const_logic_1) and (layer8_out_V_10_empty_n xor ap_const_logic_1) and (layer8_out_V_9_empty_n xor ap_const_logic_1) and (layer8_out_V_8_empty_n xor ap_const_logic_1) and (layer8_out_V_7_empty_n xor ap_const_logic_1) and (layer8_out_V_6_empty_n xor ap_const_logic_1) and (layer8_out_V_5_empty_n xor ap_const_logic_1) and (layer8_out_V_4_empty_n xor ap_const_logic_1) and (layer8_out_V_3_empty_n xor ap_const_logic_1) and (layer8_out_V_2_empty_n xor ap_const_logic_1) and (layer8_out_V_1_empty_n xor ap_const_logic_1) and (layer8_out_V_empty_n xor ap_const_logic_1) and (layer6_out_V_31_empty_n xor ap_const_logic_1) and (layer6_out_V_30_empty_n xor ap_const_logic_1) and (layer6_out_V_29_empty_n xor ap_const_logic_1) and (layer6_out_V_28_empty_n xor ap_const_logic_1) and (layer6_out_V_27_empty_n xor ap_const_logic_1) and (layer6_out_V_26_empty_n xor ap_const_logic_1) and (layer6_out_V_25_empty_n xor ap_const_logic_1) and (layer6_out_V_24_empty_n xor ap_const_logic_1) and (layer6_out_V_23_empty_n xor ap_const_logic_1) and (layer6_out_V_22_empty_n xor ap_const_logic_1) and (layer6_out_V_21_empty_n xor ap_const_logic_1) and (layer6_out_V_20_empty_n xor ap_const_logic_1) and (layer6_out_V_19_empty_n xor ap_const_logic_1) and (layer6_out_V_18_empty_n xor ap_const_logic_1) and (layer6_out_V_17_empty_n xor ap_const_logic_1) and (layer6_out_V_16_empty_n xor ap_const_logic_1) and (layer6_out_V_15_empty_n xor ap_const_logic_1) and (layer6_out_V_14_empty_n xor ap_const_logic_1) and (layer6_out_V_13_empty_n xor ap_const_logic_1) and (layer6_out_V_12_empty_n xor ap_const_logic_1) and (layer6_out_V_11_empty_n xor ap_const_logic_1) and (layer6_out_V_10_empty_n xor ap_const_logic_1) and (layer6_out_V_9_empty_n xor ap_const_logic_1) and (layer6_out_V_8_empty_n xor ap_const_logic_1) and (layer6_out_V_7_empty_n xor ap_const_logic_1) and (layer6_out_V_6_empty_n xor ap_const_logic_1) and (layer6_out_V_5_empty_n xor ap_const_logic_1) and (layer6_out_V_4_empty_n xor ap_const_logic_1) and (layer6_out_V_3_empty_n xor ap_const_logic_1) and (layer6_out_V_2_empty_n xor ap_const_logic_1) and (layer6_out_V_1_empty_n xor ap_const_logic_1) and (layer6_out_V_empty_n xor ap_const_logic_1) and (layer5_out_V_31_empty_n xor ap_const_logic_1) and (layer5_out_V_30_empty_n xor ap_const_logic_1) and (layer5_out_V_29_empty_n xor ap_const_logic_1) and (layer5_out_V_28_empty_n xor ap_const_logic_1) and (layer5_out_V_27_empty_n xor ap_const_logic_1) and (layer5_out_V_26_empty_n xor ap_const_logic_1) and (layer5_out_V_25_empty_n xor ap_const_logic_1) and (layer5_out_V_24_empty_n xor ap_const_logic_1) and (layer5_out_V_23_empty_n xor ap_const_logic_1) and (layer5_out_V_22_empty_n xor ap_const_logic_1) and (layer5_out_V_21_empty_n xor ap_const_logic_1) and (layer5_out_V_20_empty_n xor ap_const_logic_1) and (layer5_out_V_19_empty_n xor ap_const_logic_1) and (layer5_out_V_18_empty_n xor ap_const_logic_1) and (layer5_out_V_17_empty_n xor ap_const_logic_1) and (layer5_out_V_16_empty_n xor ap_const_logic_1) and (layer5_out_V_15_empty_n xor ap_const_logic_1) and (layer5_out_V_14_empty_n xor ap_const_logic_1) and (layer5_out_V_13_empty_n xor ap_const_logic_1) and (layer5_out_V_12_empty_n xor ap_const_logic_1) and (layer5_out_V_11_empty_n xor ap_const_logic_1) and (layer5_out_V_10_empty_n xor ap_const_logic_1) and (layer5_out_V_9_empty_n xor ap_const_logic_1) and (layer5_out_V_8_empty_n xor ap_const_logic_1) and (layer5_out_V_7_empty_n xor ap_const_logic_1) and (layer5_out_V_6_empty_n xor ap_const_logic_1) and (layer5_out_V_5_empty_n xor ap_const_logic_1) and (layer5_out_V_4_empty_n xor ap_const_logic_1) and (layer5_out_V_3_empty_n xor ap_const_logic_1) and (layer5_out_V_2_empty_n xor ap_const_logic_1) and (layer5_out_V_1_empty_n xor ap_const_logic_1) and (layer5_out_V_empty_n xor ap_const_logic_1) and (layer4_out_V_63_empty_n xor ap_const_logic_1) and (layer4_out_V_62_empty_n xor ap_const_logic_1) and (layer4_out_V_61_empty_n xor ap_const_logic_1) and (layer4_out_V_60_empty_n xor ap_const_logic_1) and (layer4_out_V_59_empty_n xor ap_const_logic_1) and (layer4_out_V_58_empty_n xor ap_const_logic_1) and (layer4_out_V_57_empty_n xor ap_const_logic_1) and (layer4_out_V_56_empty_n xor ap_const_logic_1) and (layer4_out_V_55_empty_n xor ap_const_logic_1) and (layer4_out_V_54_empty_n xor ap_const_logic_1) and (layer4_out_V_53_empty_n xor ap_const_logic_1) and (layer4_out_V_52_empty_n xor ap_const_logic_1) and (layer4_out_V_51_empty_n xor ap_const_logic_1) and (layer4_out_V_50_empty_n xor ap_const_logic_1) and (layer4_out_V_49_empty_n xor ap_const_logic_1) and (layer4_out_V_48_empty_n xor ap_const_logic_1) and (layer4_out_V_47_empty_n xor ap_const_logic_1) and (layer4_out_V_46_empty_n xor ap_const_logic_1) and (layer4_out_V_45_empty_n xor ap_const_logic_1) and (layer4_out_V_44_empty_n xor ap_const_logic_1) and (layer4_out_V_43_empty_n xor ap_const_logic_1) and (layer4_out_V_42_empty_n xor ap_const_logic_1) and (layer4_out_V_41_empty_n xor ap_const_logic_1) and (layer4_out_V_40_empty_n xor ap_const_logic_1) and (layer4_out_V_39_empty_n xor ap_const_logic_1) and (layer4_out_V_38_empty_n xor ap_const_logic_1) and (layer4_out_V_37_empty_n xor ap_const_logic_1) and (layer4_out_V_36_empty_n xor ap_const_logic_1) and (layer4_out_V_35_empty_n xor ap_const_logic_1) and (layer4_out_V_34_empty_n xor ap_const_logic_1) and (layer4_out_V_33_empty_n xor ap_const_logic_1) and (layer4_out_V_32_empty_n xor ap_const_logic_1) and (layer4_out_V_31_empty_n xor ap_const_logic_1) and (layer4_out_V_30_empty_n xor ap_const_logic_1) and (layer4_out_V_29_empty_n xor ap_const_logic_1) and (layer4_out_V_28_empty_n xor ap_const_logic_1) and (layer4_out_V_27_empty_n xor ap_const_logic_1) and (layer4_out_V_26_empty_n xor ap_const_logic_1) and (layer4_out_V_25_empty_n xor ap_const_logic_1) and (layer4_out_V_24_empty_n xor ap_const_logic_1) and (layer4_out_V_23_empty_n xor ap_const_logic_1) and (layer4_out_V_22_empty_n xor ap_const_logic_1) and (layer4_out_V_21_empty_n xor ap_const_logic_1) and (layer4_out_V_20_empty_n xor ap_const_logic_1) and (layer4_out_V_19_empty_n xor ap_const_logic_1) and (layer4_out_V_18_empty_n xor ap_const_logic_1) and (layer4_out_V_17_empty_n xor ap_const_logic_1) and (layer4_out_V_16_empty_n xor ap_const_logic_1) and (layer4_out_V_15_empty_n xor ap_const_logic_1) and (layer4_out_V_14_empty_n xor ap_const_logic_1) and (layer4_out_V_13_empty_n xor ap_const_logic_1) and (layer4_out_V_12_empty_n xor ap_const_logic_1) and (layer4_out_V_11_empty_n xor ap_const_logic_1) and (layer4_out_V_10_empty_n xor ap_const_logic_1) and (layer4_out_V_9_empty_n xor ap_const_logic_1) and (layer4_out_V_8_empty_n xor ap_const_logic_1) and (layer4_out_V_7_empty_n xor ap_const_logic_1) and (layer4_out_V_6_empty_n xor ap_const_logic_1) and (layer4_out_V_5_empty_n xor ap_const_logic_1) and (layer4_out_V_4_empty_n xor ap_const_logic_1) and (layer4_out_V_3_empty_n xor ap_const_logic_1) and (layer4_out_V_2_empty_n xor ap_const_logic_1) and (layer4_out_V_1_empty_n xor ap_const_logic_1) and (layer4_out_V_empty_n xor ap_const_logic_1) and (layer2_out_V_63_empty_n xor ap_const_logic_1) and (layer2_out_V_62_empty_n xor ap_const_logic_1) and (layer2_out_V_61_empty_n xor ap_const_logic_1) and (layer2_out_V_60_empty_n xor ap_const_logic_1) and (layer2_out_V_59_empty_n xor ap_const_logic_1) and (layer2_out_V_58_empty_n xor ap_const_logic_1) and (layer2_out_V_57_empty_n xor ap_const_logic_1) and (layer2_out_V_56_empty_n xor ap_const_logic_1) and (layer2_out_V_55_empty_n xor ap_const_logic_1) and (layer2_out_V_54_empty_n xor ap_const_logic_1) and (layer2_out_V_53_empty_n xor ap_const_logic_1) and (layer2_out_V_52_empty_n xor ap_const_logic_1) and (layer2_out_V_51_empty_n xor ap_const_logic_1) and (layer2_out_V_50_empty_n xor ap_const_logic_1) and (layer2_out_V_49_empty_n xor ap_const_logic_1) and (layer2_out_V_48_empty_n xor ap_const_logic_1) and (layer2_out_V_47_empty_n xor ap_const_logic_1) and (layer2_out_V_46_empty_n xor ap_const_logic_1) and (layer2_out_V_45_empty_n xor ap_const_logic_1) and (layer2_out_V_44_empty_n xor ap_const_logic_1) and (layer2_out_V_43_empty_n xor ap_const_logic_1) and (layer2_out_V_42_empty_n xor ap_const_logic_1) and (layer2_out_V_41_empty_n xor ap_const_logic_1) and (layer2_out_V_40_empty_n xor ap_const_logic_1) and (layer2_out_V_39_empty_n xor ap_const_logic_1) and (layer2_out_V_38_empty_n xor ap_const_logic_1) and (layer2_out_V_37_empty_n xor ap_const_logic_1) and (layer2_out_V_36_empty_n xor ap_const_logic_1) and (layer2_out_V_35_empty_n xor ap_const_logic_1) and (layer2_out_V_34_empty_n xor ap_const_logic_1) and (layer2_out_V_33_empty_n xor ap_const_logic_1) and (layer2_out_V_32_empty_n xor ap_const_logic_1) and (layer2_out_V_31_empty_n xor ap_const_logic_1) and (layer2_out_V_30_empty_n xor ap_const_logic_1) and (layer2_out_V_29_empty_n xor ap_const_logic_1) and (layer2_out_V_28_empty_n xor ap_const_logic_1) and (layer2_out_V_27_empty_n xor ap_const_logic_1) and (layer2_out_V_26_empty_n xor ap_const_logic_1) and (layer2_out_V_25_empty_n xor ap_const_logic_1) and (layer2_out_V_24_empty_n xor ap_const_logic_1) and (layer2_out_V_23_empty_n xor ap_const_logic_1) and (layer2_out_V_22_empty_n xor ap_const_logic_1) and (layer2_out_V_21_empty_n xor ap_const_logic_1) and (layer2_out_V_20_empty_n xor ap_const_logic_1) and (layer2_out_V_19_empty_n xor ap_const_logic_1) and (layer2_out_V_18_empty_n xor ap_const_logic_1) and (layer2_out_V_17_empty_n xor ap_const_logic_1) and (layer2_out_V_16_empty_n xor ap_const_logic_1) and (layer2_out_V_15_empty_n xor ap_const_logic_1) and (layer2_out_V_14_empty_n xor ap_const_logic_1) and (layer2_out_V_13_empty_n xor ap_const_logic_1) and (layer2_out_V_12_empty_n xor ap_const_logic_1) and (layer2_out_V_11_empty_n xor ap_const_logic_1) and (layer2_out_V_10_empty_n xor ap_const_logic_1) and (layer2_out_V_9_empty_n xor ap_const_logic_1) and (layer2_out_V_8_empty_n xor ap_const_logic_1) and (layer2_out_V_7_empty_n xor ap_const_logic_1) and (layer2_out_V_6_empty_n xor ap_const_logic_1) and (layer2_out_V_5_empty_n xor ap_const_logic_1) and (layer2_out_V_4_empty_n xor ap_const_logic_1) and (layer2_out_V_3_empty_n xor ap_const_logic_1) and (layer2_out_V_2_empty_n xor ap_const_logic_1) and (layer2_out_V_1_empty_n xor ap_const_logic_1) and (layer2_out_V_empty_n xor ap_const_logic_1) and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle and dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle and dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle and conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle);
    ap_ready <= conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready;
    ap_sync_channel_write_layer10_out_V <= ((layer10_out_V_full_n and ap_channel_done_layer10_out_V) or ap_sync_reg_channel_write_layer10_out_V);
    ap_sync_channel_write_layer10_out_V_1 <= ((layer10_out_V_1_full_n and ap_channel_done_layer10_out_V_1) or ap_sync_reg_channel_write_layer10_out_V_1);
    ap_sync_channel_write_layer10_out_V_10 <= ((layer10_out_V_10_full_n and ap_channel_done_layer10_out_V_10) or ap_sync_reg_channel_write_layer10_out_V_10);
    ap_sync_channel_write_layer10_out_V_11 <= ((layer10_out_V_11_full_n and ap_channel_done_layer10_out_V_11) or ap_sync_reg_channel_write_layer10_out_V_11);
    ap_sync_channel_write_layer10_out_V_12 <= ((layer10_out_V_12_full_n and ap_channel_done_layer10_out_V_12) or ap_sync_reg_channel_write_layer10_out_V_12);
    ap_sync_channel_write_layer10_out_V_13 <= ((layer10_out_V_13_full_n and ap_channel_done_layer10_out_V_13) or ap_sync_reg_channel_write_layer10_out_V_13);
    ap_sync_channel_write_layer10_out_V_14 <= ((layer10_out_V_14_full_n and ap_channel_done_layer10_out_V_14) or ap_sync_reg_channel_write_layer10_out_V_14);
    ap_sync_channel_write_layer10_out_V_15 <= ((layer10_out_V_15_full_n and ap_channel_done_layer10_out_V_15) or ap_sync_reg_channel_write_layer10_out_V_15);
    ap_sync_channel_write_layer10_out_V_16 <= ((layer10_out_V_16_full_n and ap_channel_done_layer10_out_V_16) or ap_sync_reg_channel_write_layer10_out_V_16);
    ap_sync_channel_write_layer10_out_V_17 <= ((layer10_out_V_17_full_n and ap_channel_done_layer10_out_V_17) or ap_sync_reg_channel_write_layer10_out_V_17);
    ap_sync_channel_write_layer10_out_V_18 <= ((layer10_out_V_18_full_n and ap_channel_done_layer10_out_V_18) or ap_sync_reg_channel_write_layer10_out_V_18);
    ap_sync_channel_write_layer10_out_V_19 <= ((layer10_out_V_19_full_n and ap_channel_done_layer10_out_V_19) or ap_sync_reg_channel_write_layer10_out_V_19);
    ap_sync_channel_write_layer10_out_V_2 <= ((layer10_out_V_2_full_n and ap_channel_done_layer10_out_V_2) or ap_sync_reg_channel_write_layer10_out_V_2);
    ap_sync_channel_write_layer10_out_V_20 <= ((layer10_out_V_20_full_n and ap_channel_done_layer10_out_V_20) or ap_sync_reg_channel_write_layer10_out_V_20);
    ap_sync_channel_write_layer10_out_V_21 <= ((layer10_out_V_21_full_n and ap_channel_done_layer10_out_V_21) or ap_sync_reg_channel_write_layer10_out_V_21);
    ap_sync_channel_write_layer10_out_V_22 <= ((layer10_out_V_22_full_n and ap_channel_done_layer10_out_V_22) or ap_sync_reg_channel_write_layer10_out_V_22);
    ap_sync_channel_write_layer10_out_V_23 <= ((layer10_out_V_23_full_n and ap_channel_done_layer10_out_V_23) or ap_sync_reg_channel_write_layer10_out_V_23);
    ap_sync_channel_write_layer10_out_V_3 <= ((layer10_out_V_3_full_n and ap_channel_done_layer10_out_V_3) or ap_sync_reg_channel_write_layer10_out_V_3);
    ap_sync_channel_write_layer10_out_V_4 <= ((layer10_out_V_4_full_n and ap_channel_done_layer10_out_V_4) or ap_sync_reg_channel_write_layer10_out_V_4);
    ap_sync_channel_write_layer10_out_V_5 <= ((layer10_out_V_5_full_n and ap_channel_done_layer10_out_V_5) or ap_sync_reg_channel_write_layer10_out_V_5);
    ap_sync_channel_write_layer10_out_V_6 <= ((layer10_out_V_6_full_n and ap_channel_done_layer10_out_V_6) or ap_sync_reg_channel_write_layer10_out_V_6);
    ap_sync_channel_write_layer10_out_V_7 <= ((layer10_out_V_7_full_n and ap_channel_done_layer10_out_V_7) or ap_sync_reg_channel_write_layer10_out_V_7);
    ap_sync_channel_write_layer10_out_V_8 <= ((layer10_out_V_8_full_n and ap_channel_done_layer10_out_V_8) or ap_sync_reg_channel_write_layer10_out_V_8);
    ap_sync_channel_write_layer10_out_V_9 <= ((layer10_out_V_9_full_n and ap_channel_done_layer10_out_V_9) or ap_sync_reg_channel_write_layer10_out_V_9);
    ap_sync_channel_write_layer12_out_V <= ((layer12_out_V_full_n and ap_channel_done_layer12_out_V) or ap_sync_reg_channel_write_layer12_out_V);
    ap_sync_channel_write_layer12_out_V_1 <= ((layer12_out_V_1_full_n and ap_channel_done_layer12_out_V_1) or ap_sync_reg_channel_write_layer12_out_V_1);
    ap_sync_channel_write_layer12_out_V_10 <= ((layer12_out_V_10_full_n and ap_channel_done_layer12_out_V_10) or ap_sync_reg_channel_write_layer12_out_V_10);
    ap_sync_channel_write_layer12_out_V_11 <= ((layer12_out_V_11_full_n and ap_channel_done_layer12_out_V_11) or ap_sync_reg_channel_write_layer12_out_V_11);
    ap_sync_channel_write_layer12_out_V_12 <= ((layer12_out_V_12_full_n and ap_channel_done_layer12_out_V_12) or ap_sync_reg_channel_write_layer12_out_V_12);
    ap_sync_channel_write_layer12_out_V_13 <= ((layer12_out_V_13_full_n and ap_channel_done_layer12_out_V_13) or ap_sync_reg_channel_write_layer12_out_V_13);
    ap_sync_channel_write_layer12_out_V_14 <= ((layer12_out_V_14_full_n and ap_channel_done_layer12_out_V_14) or ap_sync_reg_channel_write_layer12_out_V_14);
    ap_sync_channel_write_layer12_out_V_15 <= ((layer12_out_V_15_full_n and ap_channel_done_layer12_out_V_15) or ap_sync_reg_channel_write_layer12_out_V_15);
    ap_sync_channel_write_layer12_out_V_16 <= ((layer12_out_V_16_full_n and ap_channel_done_layer12_out_V_16) or ap_sync_reg_channel_write_layer12_out_V_16);
    ap_sync_channel_write_layer12_out_V_17 <= ((layer12_out_V_17_full_n and ap_channel_done_layer12_out_V_17) or ap_sync_reg_channel_write_layer12_out_V_17);
    ap_sync_channel_write_layer12_out_V_18 <= ((layer12_out_V_18_full_n and ap_channel_done_layer12_out_V_18) or ap_sync_reg_channel_write_layer12_out_V_18);
    ap_sync_channel_write_layer12_out_V_19 <= ((layer12_out_V_19_full_n and ap_channel_done_layer12_out_V_19) or ap_sync_reg_channel_write_layer12_out_V_19);
    ap_sync_channel_write_layer12_out_V_2 <= ((layer12_out_V_2_full_n and ap_channel_done_layer12_out_V_2) or ap_sync_reg_channel_write_layer12_out_V_2);
    ap_sync_channel_write_layer12_out_V_20 <= ((layer12_out_V_20_full_n and ap_channel_done_layer12_out_V_20) or ap_sync_reg_channel_write_layer12_out_V_20);
    ap_sync_channel_write_layer12_out_V_21 <= ((layer12_out_V_21_full_n and ap_channel_done_layer12_out_V_21) or ap_sync_reg_channel_write_layer12_out_V_21);
    ap_sync_channel_write_layer12_out_V_22 <= ((layer12_out_V_22_full_n and ap_channel_done_layer12_out_V_22) or ap_sync_reg_channel_write_layer12_out_V_22);
    ap_sync_channel_write_layer12_out_V_23 <= ((layer12_out_V_23_full_n and ap_channel_done_layer12_out_V_23) or ap_sync_reg_channel_write_layer12_out_V_23);
    ap_sync_channel_write_layer12_out_V_3 <= ((layer12_out_V_3_full_n and ap_channel_done_layer12_out_V_3) or ap_sync_reg_channel_write_layer12_out_V_3);
    ap_sync_channel_write_layer12_out_V_4 <= ((layer12_out_V_4_full_n and ap_channel_done_layer12_out_V_4) or ap_sync_reg_channel_write_layer12_out_V_4);
    ap_sync_channel_write_layer12_out_V_5 <= ((layer12_out_V_5_full_n and ap_channel_done_layer12_out_V_5) or ap_sync_reg_channel_write_layer12_out_V_5);
    ap_sync_channel_write_layer12_out_V_6 <= ((layer12_out_V_6_full_n and ap_channel_done_layer12_out_V_6) or ap_sync_reg_channel_write_layer12_out_V_6);
    ap_sync_channel_write_layer12_out_V_7 <= ((layer12_out_V_7_full_n and ap_channel_done_layer12_out_V_7) or ap_sync_reg_channel_write_layer12_out_V_7);
    ap_sync_channel_write_layer12_out_V_8 <= ((layer12_out_V_8_full_n and ap_channel_done_layer12_out_V_8) or ap_sync_reg_channel_write_layer12_out_V_8);
    ap_sync_channel_write_layer12_out_V_9 <= ((layer12_out_V_9_full_n and ap_channel_done_layer12_out_V_9) or ap_sync_reg_channel_write_layer12_out_V_9);
    ap_sync_channel_write_layer13_out_V <= ((layer13_out_V_full_n and ap_channel_done_layer13_out_V) or ap_sync_reg_channel_write_layer13_out_V);
    ap_sync_channel_write_layer13_out_V_1 <= ((layer13_out_V_1_full_n and ap_channel_done_layer13_out_V_1) or ap_sync_reg_channel_write_layer13_out_V_1);
    ap_sync_channel_write_layer13_out_V_10 <= ((layer13_out_V_10_full_n and ap_channel_done_layer13_out_V_10) or ap_sync_reg_channel_write_layer13_out_V_10);
    ap_sync_channel_write_layer13_out_V_11 <= ((layer13_out_V_11_full_n and ap_channel_done_layer13_out_V_11) or ap_sync_reg_channel_write_layer13_out_V_11);
    ap_sync_channel_write_layer13_out_V_2 <= ((layer13_out_V_2_full_n and ap_channel_done_layer13_out_V_2) or ap_sync_reg_channel_write_layer13_out_V_2);
    ap_sync_channel_write_layer13_out_V_3 <= ((layer13_out_V_3_full_n and ap_channel_done_layer13_out_V_3) or ap_sync_reg_channel_write_layer13_out_V_3);
    ap_sync_channel_write_layer13_out_V_4 <= ((layer13_out_V_4_full_n and ap_channel_done_layer13_out_V_4) or ap_sync_reg_channel_write_layer13_out_V_4);
    ap_sync_channel_write_layer13_out_V_5 <= ((layer13_out_V_5_full_n and ap_channel_done_layer13_out_V_5) or ap_sync_reg_channel_write_layer13_out_V_5);
    ap_sync_channel_write_layer13_out_V_6 <= ((layer13_out_V_6_full_n and ap_channel_done_layer13_out_V_6) or ap_sync_reg_channel_write_layer13_out_V_6);
    ap_sync_channel_write_layer13_out_V_7 <= ((layer13_out_V_7_full_n and ap_channel_done_layer13_out_V_7) or ap_sync_reg_channel_write_layer13_out_V_7);
    ap_sync_channel_write_layer13_out_V_8 <= ((layer13_out_V_8_full_n and ap_channel_done_layer13_out_V_8) or ap_sync_reg_channel_write_layer13_out_V_8);
    ap_sync_channel_write_layer13_out_V_9 <= ((layer13_out_V_9_full_n and ap_channel_done_layer13_out_V_9) or ap_sync_reg_channel_write_layer13_out_V_9);
    ap_sync_channel_write_layer15_out_V <= ((layer15_out_V_full_n and ap_channel_done_layer15_out_V) or ap_sync_reg_channel_write_layer15_out_V);
    ap_sync_channel_write_layer15_out_V_1 <= ((layer15_out_V_1_full_n and ap_channel_done_layer15_out_V_1) or ap_sync_reg_channel_write_layer15_out_V_1);
    ap_sync_channel_write_layer15_out_V_2 <= ((layer15_out_V_2_full_n and ap_channel_done_layer15_out_V_2) or ap_sync_reg_channel_write_layer15_out_V_2);
    ap_sync_channel_write_layer15_out_V_3 <= ((layer15_out_V_3_full_n and ap_channel_done_layer15_out_V_3) or ap_sync_reg_channel_write_layer15_out_V_3);
    ap_sync_channel_write_layer15_out_V_4 <= ((layer15_out_V_4_full_n and ap_channel_done_layer15_out_V_4) or ap_sync_reg_channel_write_layer15_out_V_4);
    ap_sync_channel_write_layer15_out_V_5 <= ((layer15_out_V_5_full_n and ap_channel_done_layer15_out_V_5) or ap_sync_reg_channel_write_layer15_out_V_5);
    ap_sync_channel_write_layer15_out_V_6 <= ((layer15_out_V_6_full_n and ap_channel_done_layer15_out_V_6) or ap_sync_reg_channel_write_layer15_out_V_6);
    ap_sync_channel_write_layer15_out_V_7 <= ((layer15_out_V_7_full_n and ap_channel_done_layer15_out_V_7) or ap_sync_reg_channel_write_layer15_out_V_7);
    ap_sync_channel_write_layer15_out_V_8 <= ((layer15_out_V_8_full_n and ap_channel_done_layer15_out_V_8) or ap_sync_reg_channel_write_layer15_out_V_8);
    ap_sync_channel_write_layer15_out_V_9 <= ((layer15_out_V_9_full_n and ap_channel_done_layer15_out_V_9) or ap_sync_reg_channel_write_layer15_out_V_9);
    ap_sync_channel_write_layer17_out_V <= ((layer17_out_V_full_n and ap_channel_done_layer17_out_V) or ap_sync_reg_channel_write_layer17_out_V);
    ap_sync_channel_write_layer17_out_V_1 <= ((layer17_out_V_1_full_n and ap_channel_done_layer17_out_V_1) or ap_sync_reg_channel_write_layer17_out_V_1);
    ap_sync_channel_write_layer17_out_V_2 <= ((layer17_out_V_2_full_n and ap_channel_done_layer17_out_V_2) or ap_sync_reg_channel_write_layer17_out_V_2);
    ap_sync_channel_write_layer17_out_V_3 <= ((layer17_out_V_3_full_n and ap_channel_done_layer17_out_V_3) or ap_sync_reg_channel_write_layer17_out_V_3);
    ap_sync_channel_write_layer17_out_V_4 <= ((layer17_out_V_4_full_n and ap_channel_done_layer17_out_V_4) or ap_sync_reg_channel_write_layer17_out_V_4);
    ap_sync_channel_write_layer17_out_V_5 <= ((layer17_out_V_5_full_n and ap_channel_done_layer17_out_V_5) or ap_sync_reg_channel_write_layer17_out_V_5);
    ap_sync_channel_write_layer17_out_V_6 <= ((layer17_out_V_6_full_n and ap_channel_done_layer17_out_V_6) or ap_sync_reg_channel_write_layer17_out_V_6);
    ap_sync_channel_write_layer17_out_V_7 <= ((layer17_out_V_7_full_n and ap_channel_done_layer17_out_V_7) or ap_sync_reg_channel_write_layer17_out_V_7);
    ap_sync_channel_write_layer17_out_V_8 <= ((layer17_out_V_8_full_n and ap_channel_done_layer17_out_V_8) or ap_sync_reg_channel_write_layer17_out_V_8);
    ap_sync_channel_write_layer17_out_V_9 <= ((layer17_out_V_9_full_n and ap_channel_done_layer17_out_V_9) or ap_sync_reg_channel_write_layer17_out_V_9);
    ap_sync_channel_write_layer18_out_V <= ((layer18_out_V_full_n and ap_channel_done_layer18_out_V) or ap_sync_reg_channel_write_layer18_out_V);
    ap_sync_channel_write_layer18_out_V_1 <= ((layer18_out_V_1_full_n and ap_channel_done_layer18_out_V_1) or ap_sync_reg_channel_write_layer18_out_V_1);
    ap_sync_channel_write_layer18_out_V_2 <= ((layer18_out_V_2_full_n and ap_channel_done_layer18_out_V_2) or ap_sync_reg_channel_write_layer18_out_V_2);
    ap_sync_channel_write_layer18_out_V_3 <= ((layer18_out_V_3_full_n and ap_channel_done_layer18_out_V_3) or ap_sync_reg_channel_write_layer18_out_V_3);
    ap_sync_channel_write_layer18_out_V_4 <= ((layer18_out_V_4_full_n and ap_channel_done_layer18_out_V_4) or ap_sync_reg_channel_write_layer18_out_V_4);
    ap_sync_channel_write_layer18_out_V_5 <= ((layer18_out_V_5_full_n and ap_channel_done_layer18_out_V_5) or ap_sync_reg_channel_write_layer18_out_V_5);
    ap_sync_channel_write_layer18_out_V_6 <= ((layer18_out_V_6_full_n and ap_channel_done_layer18_out_V_6) or ap_sync_reg_channel_write_layer18_out_V_6);
    ap_sync_channel_write_layer18_out_V_7 <= ((layer18_out_V_7_full_n and ap_channel_done_layer18_out_V_7) or ap_sync_reg_channel_write_layer18_out_V_7);
    ap_sync_channel_write_layer18_out_V_8 <= ((layer18_out_V_8_full_n and ap_channel_done_layer18_out_V_8) or ap_sync_reg_channel_write_layer18_out_V_8);
    ap_sync_channel_write_layer18_out_V_9 <= ((layer18_out_V_9_full_n and ap_channel_done_layer18_out_V_9) or ap_sync_reg_channel_write_layer18_out_V_9);
    ap_sync_channel_write_layer19_out_V <= ((layer19_out_V_full_n and ap_channel_done_layer19_out_V) or ap_sync_reg_channel_write_layer19_out_V);
    ap_sync_channel_write_layer19_out_V_1 <= ((layer19_out_V_1_full_n and ap_channel_done_layer19_out_V_1) or ap_sync_reg_channel_write_layer19_out_V_1);
    ap_sync_channel_write_layer19_out_V_10 <= ((layer19_out_V_10_full_n and ap_channel_done_layer19_out_V_10) or ap_sync_reg_channel_write_layer19_out_V_10);
    ap_sync_channel_write_layer19_out_V_11 <= ((layer19_out_V_11_full_n and ap_channel_done_layer19_out_V_11) or ap_sync_reg_channel_write_layer19_out_V_11);
    ap_sync_channel_write_layer19_out_V_12 <= ((layer19_out_V_12_full_n and ap_channel_done_layer19_out_V_12) or ap_sync_reg_channel_write_layer19_out_V_12);
    ap_sync_channel_write_layer19_out_V_13 <= ((layer19_out_V_13_full_n and ap_channel_done_layer19_out_V_13) or ap_sync_reg_channel_write_layer19_out_V_13);
    ap_sync_channel_write_layer19_out_V_14 <= ((layer19_out_V_14_full_n and ap_channel_done_layer19_out_V_14) or ap_sync_reg_channel_write_layer19_out_V_14);
    ap_sync_channel_write_layer19_out_V_15 <= ((layer19_out_V_15_full_n and ap_channel_done_layer19_out_V_15) or ap_sync_reg_channel_write_layer19_out_V_15);
    ap_sync_channel_write_layer19_out_V_2 <= ((layer19_out_V_2_full_n and ap_channel_done_layer19_out_V_2) or ap_sync_reg_channel_write_layer19_out_V_2);
    ap_sync_channel_write_layer19_out_V_3 <= ((layer19_out_V_3_full_n and ap_channel_done_layer19_out_V_3) or ap_sync_reg_channel_write_layer19_out_V_3);
    ap_sync_channel_write_layer19_out_V_4 <= ((layer19_out_V_4_full_n and ap_channel_done_layer19_out_V_4) or ap_sync_reg_channel_write_layer19_out_V_4);
    ap_sync_channel_write_layer19_out_V_5 <= ((layer19_out_V_5_full_n and ap_channel_done_layer19_out_V_5) or ap_sync_reg_channel_write_layer19_out_V_5);
    ap_sync_channel_write_layer19_out_V_6 <= ((layer19_out_V_6_full_n and ap_channel_done_layer19_out_V_6) or ap_sync_reg_channel_write_layer19_out_V_6);
    ap_sync_channel_write_layer19_out_V_7 <= ((layer19_out_V_7_full_n and ap_channel_done_layer19_out_V_7) or ap_sync_reg_channel_write_layer19_out_V_7);
    ap_sync_channel_write_layer19_out_V_8 <= ((layer19_out_V_8_full_n and ap_channel_done_layer19_out_V_8) or ap_sync_reg_channel_write_layer19_out_V_8);
    ap_sync_channel_write_layer19_out_V_9 <= ((layer19_out_V_9_full_n and ap_channel_done_layer19_out_V_9) or ap_sync_reg_channel_write_layer19_out_V_9);
    ap_sync_channel_write_layer21_out_V <= ((layer21_out_V_full_n and ap_channel_done_layer21_out_V) or ap_sync_reg_channel_write_layer21_out_V);
    ap_sync_channel_write_layer21_out_V_1 <= ((layer21_out_V_1_full_n and ap_channel_done_layer21_out_V_1) or ap_sync_reg_channel_write_layer21_out_V_1);
    ap_sync_channel_write_layer21_out_V_10 <= ((layer21_out_V_10_full_n and ap_channel_done_layer21_out_V_10) or ap_sync_reg_channel_write_layer21_out_V_10);
    ap_sync_channel_write_layer21_out_V_11 <= ((layer21_out_V_11_full_n and ap_channel_done_layer21_out_V_11) or ap_sync_reg_channel_write_layer21_out_V_11);
    ap_sync_channel_write_layer21_out_V_12 <= ((layer21_out_V_12_full_n and ap_channel_done_layer21_out_V_12) or ap_sync_reg_channel_write_layer21_out_V_12);
    ap_sync_channel_write_layer21_out_V_13 <= ((layer21_out_V_13_full_n and ap_channel_done_layer21_out_V_13) or ap_sync_reg_channel_write_layer21_out_V_13);
    ap_sync_channel_write_layer21_out_V_14 <= ((layer21_out_V_14_full_n and ap_channel_done_layer21_out_V_14) or ap_sync_reg_channel_write_layer21_out_V_14);
    ap_sync_channel_write_layer21_out_V_15 <= ((layer21_out_V_15_full_n and ap_channel_done_layer21_out_V_15) or ap_sync_reg_channel_write_layer21_out_V_15);
    ap_sync_channel_write_layer21_out_V_2 <= ((layer21_out_V_2_full_n and ap_channel_done_layer21_out_V_2) or ap_sync_reg_channel_write_layer21_out_V_2);
    ap_sync_channel_write_layer21_out_V_3 <= ((layer21_out_V_3_full_n and ap_channel_done_layer21_out_V_3) or ap_sync_reg_channel_write_layer21_out_V_3);
    ap_sync_channel_write_layer21_out_V_4 <= ((layer21_out_V_4_full_n and ap_channel_done_layer21_out_V_4) or ap_sync_reg_channel_write_layer21_out_V_4);
    ap_sync_channel_write_layer21_out_V_5 <= ((layer21_out_V_5_full_n and ap_channel_done_layer21_out_V_5) or ap_sync_reg_channel_write_layer21_out_V_5);
    ap_sync_channel_write_layer21_out_V_6 <= ((layer21_out_V_6_full_n and ap_channel_done_layer21_out_V_6) or ap_sync_reg_channel_write_layer21_out_V_6);
    ap_sync_channel_write_layer21_out_V_7 <= ((layer21_out_V_7_full_n and ap_channel_done_layer21_out_V_7) or ap_sync_reg_channel_write_layer21_out_V_7);
    ap_sync_channel_write_layer21_out_V_8 <= ((layer21_out_V_8_full_n and ap_channel_done_layer21_out_V_8) or ap_sync_reg_channel_write_layer21_out_V_8);
    ap_sync_channel_write_layer21_out_V_9 <= ((layer21_out_V_9_full_n and ap_channel_done_layer21_out_V_9) or ap_sync_reg_channel_write_layer21_out_V_9);
    ap_sync_channel_write_layer22_out_V <= ((layer22_out_V_full_n and ap_channel_done_layer22_out_V) or ap_sync_reg_channel_write_layer22_out_V);
    ap_sync_channel_write_layer22_out_V_1 <= ((layer22_out_V_1_full_n and ap_channel_done_layer22_out_V_1) or ap_sync_reg_channel_write_layer22_out_V_1);
    ap_sync_channel_write_layer22_out_V_10 <= ((layer22_out_V_10_full_n and ap_channel_done_layer22_out_V_10) or ap_sync_reg_channel_write_layer22_out_V_10);
    ap_sync_channel_write_layer22_out_V_11 <= ((layer22_out_V_11_full_n and ap_channel_done_layer22_out_V_11) or ap_sync_reg_channel_write_layer22_out_V_11);
    ap_sync_channel_write_layer22_out_V_12 <= ((layer22_out_V_12_full_n and ap_channel_done_layer22_out_V_12) or ap_sync_reg_channel_write_layer22_out_V_12);
    ap_sync_channel_write_layer22_out_V_13 <= ((layer22_out_V_13_full_n and ap_channel_done_layer22_out_V_13) or ap_sync_reg_channel_write_layer22_out_V_13);
    ap_sync_channel_write_layer22_out_V_14 <= ((layer22_out_V_14_full_n and ap_channel_done_layer22_out_V_14) or ap_sync_reg_channel_write_layer22_out_V_14);
    ap_sync_channel_write_layer22_out_V_15 <= ((layer22_out_V_15_full_n and ap_channel_done_layer22_out_V_15) or ap_sync_reg_channel_write_layer22_out_V_15);
    ap_sync_channel_write_layer22_out_V_2 <= ((layer22_out_V_2_full_n and ap_channel_done_layer22_out_V_2) or ap_sync_reg_channel_write_layer22_out_V_2);
    ap_sync_channel_write_layer22_out_V_3 <= ((layer22_out_V_3_full_n and ap_channel_done_layer22_out_V_3) or ap_sync_reg_channel_write_layer22_out_V_3);
    ap_sync_channel_write_layer22_out_V_4 <= ((layer22_out_V_4_full_n and ap_channel_done_layer22_out_V_4) or ap_sync_reg_channel_write_layer22_out_V_4);
    ap_sync_channel_write_layer22_out_V_5 <= ((layer22_out_V_5_full_n and ap_channel_done_layer22_out_V_5) or ap_sync_reg_channel_write_layer22_out_V_5);
    ap_sync_channel_write_layer22_out_V_6 <= ((layer22_out_V_6_full_n and ap_channel_done_layer22_out_V_6) or ap_sync_reg_channel_write_layer22_out_V_6);
    ap_sync_channel_write_layer22_out_V_7 <= ((layer22_out_V_7_full_n and ap_channel_done_layer22_out_V_7) or ap_sync_reg_channel_write_layer22_out_V_7);
    ap_sync_channel_write_layer22_out_V_8 <= ((layer22_out_V_8_full_n and ap_channel_done_layer22_out_V_8) or ap_sync_reg_channel_write_layer22_out_V_8);
    ap_sync_channel_write_layer22_out_V_9 <= ((layer22_out_V_9_full_n and ap_channel_done_layer22_out_V_9) or ap_sync_reg_channel_write_layer22_out_V_9);
    ap_sync_channel_write_layer2_out_V <= ((layer2_out_V_full_n and ap_channel_done_layer2_out_V) or ap_sync_reg_channel_write_layer2_out_V);
    ap_sync_channel_write_layer2_out_V_1 <= ((layer2_out_V_1_full_n and ap_channel_done_layer2_out_V_1) or ap_sync_reg_channel_write_layer2_out_V_1);
    ap_sync_channel_write_layer2_out_V_10 <= ((layer2_out_V_10_full_n and ap_channel_done_layer2_out_V_10) or ap_sync_reg_channel_write_layer2_out_V_10);
    ap_sync_channel_write_layer2_out_V_11 <= ((layer2_out_V_11_full_n and ap_channel_done_layer2_out_V_11) or ap_sync_reg_channel_write_layer2_out_V_11);
    ap_sync_channel_write_layer2_out_V_12 <= ((layer2_out_V_12_full_n and ap_channel_done_layer2_out_V_12) or ap_sync_reg_channel_write_layer2_out_V_12);
    ap_sync_channel_write_layer2_out_V_13 <= ((layer2_out_V_13_full_n and ap_channel_done_layer2_out_V_13) or ap_sync_reg_channel_write_layer2_out_V_13);
    ap_sync_channel_write_layer2_out_V_14 <= ((layer2_out_V_14_full_n and ap_channel_done_layer2_out_V_14) or ap_sync_reg_channel_write_layer2_out_V_14);
    ap_sync_channel_write_layer2_out_V_15 <= ((layer2_out_V_15_full_n and ap_channel_done_layer2_out_V_15) or ap_sync_reg_channel_write_layer2_out_V_15);
    ap_sync_channel_write_layer2_out_V_16 <= ((layer2_out_V_16_full_n and ap_channel_done_layer2_out_V_16) or ap_sync_reg_channel_write_layer2_out_V_16);
    ap_sync_channel_write_layer2_out_V_17 <= ((layer2_out_V_17_full_n and ap_channel_done_layer2_out_V_17) or ap_sync_reg_channel_write_layer2_out_V_17);
    ap_sync_channel_write_layer2_out_V_18 <= ((layer2_out_V_18_full_n and ap_channel_done_layer2_out_V_18) or ap_sync_reg_channel_write_layer2_out_V_18);
    ap_sync_channel_write_layer2_out_V_19 <= ((layer2_out_V_19_full_n and ap_channel_done_layer2_out_V_19) or ap_sync_reg_channel_write_layer2_out_V_19);
    ap_sync_channel_write_layer2_out_V_2 <= ((layer2_out_V_2_full_n and ap_channel_done_layer2_out_V_2) or ap_sync_reg_channel_write_layer2_out_V_2);
    ap_sync_channel_write_layer2_out_V_20 <= ((layer2_out_V_20_full_n and ap_channel_done_layer2_out_V_20) or ap_sync_reg_channel_write_layer2_out_V_20);
    ap_sync_channel_write_layer2_out_V_21 <= ((layer2_out_V_21_full_n and ap_channel_done_layer2_out_V_21) or ap_sync_reg_channel_write_layer2_out_V_21);
    ap_sync_channel_write_layer2_out_V_22 <= ((layer2_out_V_22_full_n and ap_channel_done_layer2_out_V_22) or ap_sync_reg_channel_write_layer2_out_V_22);
    ap_sync_channel_write_layer2_out_V_23 <= ((layer2_out_V_23_full_n and ap_channel_done_layer2_out_V_23) or ap_sync_reg_channel_write_layer2_out_V_23);
    ap_sync_channel_write_layer2_out_V_24 <= ((layer2_out_V_24_full_n and ap_channel_done_layer2_out_V_24) or ap_sync_reg_channel_write_layer2_out_V_24);
    ap_sync_channel_write_layer2_out_V_25 <= ((layer2_out_V_25_full_n and ap_channel_done_layer2_out_V_25) or ap_sync_reg_channel_write_layer2_out_V_25);
    ap_sync_channel_write_layer2_out_V_26 <= ((layer2_out_V_26_full_n and ap_channel_done_layer2_out_V_26) or ap_sync_reg_channel_write_layer2_out_V_26);
    ap_sync_channel_write_layer2_out_V_27 <= ((layer2_out_V_27_full_n and ap_channel_done_layer2_out_V_27) or ap_sync_reg_channel_write_layer2_out_V_27);
    ap_sync_channel_write_layer2_out_V_28 <= ((layer2_out_V_28_full_n and ap_channel_done_layer2_out_V_28) or ap_sync_reg_channel_write_layer2_out_V_28);
    ap_sync_channel_write_layer2_out_V_29 <= ((layer2_out_V_29_full_n and ap_channel_done_layer2_out_V_29) or ap_sync_reg_channel_write_layer2_out_V_29);
    ap_sync_channel_write_layer2_out_V_3 <= ((layer2_out_V_3_full_n and ap_channel_done_layer2_out_V_3) or ap_sync_reg_channel_write_layer2_out_V_3);
    ap_sync_channel_write_layer2_out_V_30 <= ((layer2_out_V_30_full_n and ap_channel_done_layer2_out_V_30) or ap_sync_reg_channel_write_layer2_out_V_30);
    ap_sync_channel_write_layer2_out_V_31 <= ((layer2_out_V_31_full_n and ap_channel_done_layer2_out_V_31) or ap_sync_reg_channel_write_layer2_out_V_31);
    ap_sync_channel_write_layer2_out_V_32 <= ((layer2_out_V_32_full_n and ap_channel_done_layer2_out_V_32) or ap_sync_reg_channel_write_layer2_out_V_32);
    ap_sync_channel_write_layer2_out_V_33 <= ((layer2_out_V_33_full_n and ap_channel_done_layer2_out_V_33) or ap_sync_reg_channel_write_layer2_out_V_33);
    ap_sync_channel_write_layer2_out_V_34 <= ((layer2_out_V_34_full_n and ap_channel_done_layer2_out_V_34) or ap_sync_reg_channel_write_layer2_out_V_34);
    ap_sync_channel_write_layer2_out_V_35 <= ((layer2_out_V_35_full_n and ap_channel_done_layer2_out_V_35) or ap_sync_reg_channel_write_layer2_out_V_35);
    ap_sync_channel_write_layer2_out_V_36 <= ((layer2_out_V_36_full_n and ap_channel_done_layer2_out_V_36) or ap_sync_reg_channel_write_layer2_out_V_36);
    ap_sync_channel_write_layer2_out_V_37 <= ((layer2_out_V_37_full_n and ap_channel_done_layer2_out_V_37) or ap_sync_reg_channel_write_layer2_out_V_37);
    ap_sync_channel_write_layer2_out_V_38 <= ((layer2_out_V_38_full_n and ap_channel_done_layer2_out_V_38) or ap_sync_reg_channel_write_layer2_out_V_38);
    ap_sync_channel_write_layer2_out_V_39 <= ((layer2_out_V_39_full_n and ap_channel_done_layer2_out_V_39) or ap_sync_reg_channel_write_layer2_out_V_39);
    ap_sync_channel_write_layer2_out_V_4 <= ((layer2_out_V_4_full_n and ap_channel_done_layer2_out_V_4) or ap_sync_reg_channel_write_layer2_out_V_4);
    ap_sync_channel_write_layer2_out_V_40 <= ((layer2_out_V_40_full_n and ap_channel_done_layer2_out_V_40) or ap_sync_reg_channel_write_layer2_out_V_40);
    ap_sync_channel_write_layer2_out_V_41 <= ((layer2_out_V_41_full_n and ap_channel_done_layer2_out_V_41) or ap_sync_reg_channel_write_layer2_out_V_41);
    ap_sync_channel_write_layer2_out_V_42 <= ((layer2_out_V_42_full_n and ap_channel_done_layer2_out_V_42) or ap_sync_reg_channel_write_layer2_out_V_42);
    ap_sync_channel_write_layer2_out_V_43 <= ((layer2_out_V_43_full_n and ap_channel_done_layer2_out_V_43) or ap_sync_reg_channel_write_layer2_out_V_43);
    ap_sync_channel_write_layer2_out_V_44 <= ((layer2_out_V_44_full_n and ap_channel_done_layer2_out_V_44) or ap_sync_reg_channel_write_layer2_out_V_44);
    ap_sync_channel_write_layer2_out_V_45 <= ((layer2_out_V_45_full_n and ap_channel_done_layer2_out_V_45) or ap_sync_reg_channel_write_layer2_out_V_45);
    ap_sync_channel_write_layer2_out_V_46 <= ((layer2_out_V_46_full_n and ap_channel_done_layer2_out_V_46) or ap_sync_reg_channel_write_layer2_out_V_46);
    ap_sync_channel_write_layer2_out_V_47 <= ((layer2_out_V_47_full_n and ap_channel_done_layer2_out_V_47) or ap_sync_reg_channel_write_layer2_out_V_47);
    ap_sync_channel_write_layer2_out_V_48 <= ((layer2_out_V_48_full_n and ap_channel_done_layer2_out_V_48) or ap_sync_reg_channel_write_layer2_out_V_48);
    ap_sync_channel_write_layer2_out_V_49 <= ((layer2_out_V_49_full_n and ap_channel_done_layer2_out_V_49) or ap_sync_reg_channel_write_layer2_out_V_49);
    ap_sync_channel_write_layer2_out_V_5 <= ((layer2_out_V_5_full_n and ap_channel_done_layer2_out_V_5) or ap_sync_reg_channel_write_layer2_out_V_5);
    ap_sync_channel_write_layer2_out_V_50 <= ((layer2_out_V_50_full_n and ap_channel_done_layer2_out_V_50) or ap_sync_reg_channel_write_layer2_out_V_50);
    ap_sync_channel_write_layer2_out_V_51 <= ((layer2_out_V_51_full_n and ap_channel_done_layer2_out_V_51) or ap_sync_reg_channel_write_layer2_out_V_51);
    ap_sync_channel_write_layer2_out_V_52 <= ((layer2_out_V_52_full_n and ap_channel_done_layer2_out_V_52) or ap_sync_reg_channel_write_layer2_out_V_52);
    ap_sync_channel_write_layer2_out_V_53 <= ((layer2_out_V_53_full_n and ap_channel_done_layer2_out_V_53) or ap_sync_reg_channel_write_layer2_out_V_53);
    ap_sync_channel_write_layer2_out_V_54 <= ((layer2_out_V_54_full_n and ap_channel_done_layer2_out_V_54) or ap_sync_reg_channel_write_layer2_out_V_54);
    ap_sync_channel_write_layer2_out_V_55 <= ((layer2_out_V_55_full_n and ap_channel_done_layer2_out_V_55) or ap_sync_reg_channel_write_layer2_out_V_55);
    ap_sync_channel_write_layer2_out_V_56 <= ((layer2_out_V_56_full_n and ap_channel_done_layer2_out_V_56) or ap_sync_reg_channel_write_layer2_out_V_56);
    ap_sync_channel_write_layer2_out_V_57 <= ((layer2_out_V_57_full_n and ap_channel_done_layer2_out_V_57) or ap_sync_reg_channel_write_layer2_out_V_57);
    ap_sync_channel_write_layer2_out_V_58 <= ((layer2_out_V_58_full_n and ap_channel_done_layer2_out_V_58) or ap_sync_reg_channel_write_layer2_out_V_58);
    ap_sync_channel_write_layer2_out_V_59 <= ((layer2_out_V_59_full_n and ap_channel_done_layer2_out_V_59) or ap_sync_reg_channel_write_layer2_out_V_59);
    ap_sync_channel_write_layer2_out_V_6 <= ((layer2_out_V_6_full_n and ap_channel_done_layer2_out_V_6) or ap_sync_reg_channel_write_layer2_out_V_6);
    ap_sync_channel_write_layer2_out_V_60 <= ((layer2_out_V_60_full_n and ap_channel_done_layer2_out_V_60) or ap_sync_reg_channel_write_layer2_out_V_60);
    ap_sync_channel_write_layer2_out_V_61 <= ((layer2_out_V_61_full_n and ap_channel_done_layer2_out_V_61) or ap_sync_reg_channel_write_layer2_out_V_61);
    ap_sync_channel_write_layer2_out_V_62 <= ((layer2_out_V_62_full_n and ap_channel_done_layer2_out_V_62) or ap_sync_reg_channel_write_layer2_out_V_62);
    ap_sync_channel_write_layer2_out_V_63 <= ((layer2_out_V_63_full_n and ap_channel_done_layer2_out_V_63) or ap_sync_reg_channel_write_layer2_out_V_63);
    ap_sync_channel_write_layer2_out_V_7 <= ((layer2_out_V_7_full_n and ap_channel_done_layer2_out_V_7) or ap_sync_reg_channel_write_layer2_out_V_7);
    ap_sync_channel_write_layer2_out_V_8 <= ((layer2_out_V_8_full_n and ap_channel_done_layer2_out_V_8) or ap_sync_reg_channel_write_layer2_out_V_8);
    ap_sync_channel_write_layer2_out_V_9 <= ((layer2_out_V_9_full_n and ap_channel_done_layer2_out_V_9) or ap_sync_reg_channel_write_layer2_out_V_9);
    ap_sync_channel_write_layer4_out_V <= ((layer4_out_V_full_n and ap_channel_done_layer4_out_V) or ap_sync_reg_channel_write_layer4_out_V);
    ap_sync_channel_write_layer4_out_V_1 <= ((layer4_out_V_1_full_n and ap_channel_done_layer4_out_V_1) or ap_sync_reg_channel_write_layer4_out_V_1);
    ap_sync_channel_write_layer4_out_V_10 <= ((layer4_out_V_10_full_n and ap_channel_done_layer4_out_V_10) or ap_sync_reg_channel_write_layer4_out_V_10);
    ap_sync_channel_write_layer4_out_V_11 <= ((layer4_out_V_11_full_n and ap_channel_done_layer4_out_V_11) or ap_sync_reg_channel_write_layer4_out_V_11);
    ap_sync_channel_write_layer4_out_V_12 <= ((layer4_out_V_12_full_n and ap_channel_done_layer4_out_V_12) or ap_sync_reg_channel_write_layer4_out_V_12);
    ap_sync_channel_write_layer4_out_V_13 <= ((layer4_out_V_13_full_n and ap_channel_done_layer4_out_V_13) or ap_sync_reg_channel_write_layer4_out_V_13);
    ap_sync_channel_write_layer4_out_V_14 <= ((layer4_out_V_14_full_n and ap_channel_done_layer4_out_V_14) or ap_sync_reg_channel_write_layer4_out_V_14);
    ap_sync_channel_write_layer4_out_V_15 <= ((layer4_out_V_15_full_n and ap_channel_done_layer4_out_V_15) or ap_sync_reg_channel_write_layer4_out_V_15);
    ap_sync_channel_write_layer4_out_V_16 <= ((layer4_out_V_16_full_n and ap_channel_done_layer4_out_V_16) or ap_sync_reg_channel_write_layer4_out_V_16);
    ap_sync_channel_write_layer4_out_V_17 <= ((layer4_out_V_17_full_n and ap_channel_done_layer4_out_V_17) or ap_sync_reg_channel_write_layer4_out_V_17);
    ap_sync_channel_write_layer4_out_V_18 <= ((layer4_out_V_18_full_n and ap_channel_done_layer4_out_V_18) or ap_sync_reg_channel_write_layer4_out_V_18);
    ap_sync_channel_write_layer4_out_V_19 <= ((layer4_out_V_19_full_n and ap_channel_done_layer4_out_V_19) or ap_sync_reg_channel_write_layer4_out_V_19);
    ap_sync_channel_write_layer4_out_V_2 <= ((layer4_out_V_2_full_n and ap_channel_done_layer4_out_V_2) or ap_sync_reg_channel_write_layer4_out_V_2);
    ap_sync_channel_write_layer4_out_V_20 <= ((layer4_out_V_20_full_n and ap_channel_done_layer4_out_V_20) or ap_sync_reg_channel_write_layer4_out_V_20);
    ap_sync_channel_write_layer4_out_V_21 <= ((layer4_out_V_21_full_n and ap_channel_done_layer4_out_V_21) or ap_sync_reg_channel_write_layer4_out_V_21);
    ap_sync_channel_write_layer4_out_V_22 <= ((layer4_out_V_22_full_n and ap_channel_done_layer4_out_V_22) or ap_sync_reg_channel_write_layer4_out_V_22);
    ap_sync_channel_write_layer4_out_V_23 <= ((layer4_out_V_23_full_n and ap_channel_done_layer4_out_V_23) or ap_sync_reg_channel_write_layer4_out_V_23);
    ap_sync_channel_write_layer4_out_V_24 <= ((layer4_out_V_24_full_n and ap_channel_done_layer4_out_V_24) or ap_sync_reg_channel_write_layer4_out_V_24);
    ap_sync_channel_write_layer4_out_V_25 <= ((layer4_out_V_25_full_n and ap_channel_done_layer4_out_V_25) or ap_sync_reg_channel_write_layer4_out_V_25);
    ap_sync_channel_write_layer4_out_V_26 <= ((layer4_out_V_26_full_n and ap_channel_done_layer4_out_V_26) or ap_sync_reg_channel_write_layer4_out_V_26);
    ap_sync_channel_write_layer4_out_V_27 <= ((layer4_out_V_27_full_n and ap_channel_done_layer4_out_V_27) or ap_sync_reg_channel_write_layer4_out_V_27);
    ap_sync_channel_write_layer4_out_V_28 <= ((layer4_out_V_28_full_n and ap_channel_done_layer4_out_V_28) or ap_sync_reg_channel_write_layer4_out_V_28);
    ap_sync_channel_write_layer4_out_V_29 <= ((layer4_out_V_29_full_n and ap_channel_done_layer4_out_V_29) or ap_sync_reg_channel_write_layer4_out_V_29);
    ap_sync_channel_write_layer4_out_V_3 <= ((layer4_out_V_3_full_n and ap_channel_done_layer4_out_V_3) or ap_sync_reg_channel_write_layer4_out_V_3);
    ap_sync_channel_write_layer4_out_V_30 <= ((layer4_out_V_30_full_n and ap_channel_done_layer4_out_V_30) or ap_sync_reg_channel_write_layer4_out_V_30);
    ap_sync_channel_write_layer4_out_V_31 <= ((layer4_out_V_31_full_n and ap_channel_done_layer4_out_V_31) or ap_sync_reg_channel_write_layer4_out_V_31);
    ap_sync_channel_write_layer4_out_V_32 <= ((layer4_out_V_32_full_n and ap_channel_done_layer4_out_V_32) or ap_sync_reg_channel_write_layer4_out_V_32);
    ap_sync_channel_write_layer4_out_V_33 <= ((layer4_out_V_33_full_n and ap_channel_done_layer4_out_V_33) or ap_sync_reg_channel_write_layer4_out_V_33);
    ap_sync_channel_write_layer4_out_V_34 <= ((layer4_out_V_34_full_n and ap_channel_done_layer4_out_V_34) or ap_sync_reg_channel_write_layer4_out_V_34);
    ap_sync_channel_write_layer4_out_V_35 <= ((layer4_out_V_35_full_n and ap_channel_done_layer4_out_V_35) or ap_sync_reg_channel_write_layer4_out_V_35);
    ap_sync_channel_write_layer4_out_V_36 <= ((layer4_out_V_36_full_n and ap_channel_done_layer4_out_V_36) or ap_sync_reg_channel_write_layer4_out_V_36);
    ap_sync_channel_write_layer4_out_V_37 <= ((layer4_out_V_37_full_n and ap_channel_done_layer4_out_V_37) or ap_sync_reg_channel_write_layer4_out_V_37);
    ap_sync_channel_write_layer4_out_V_38 <= ((layer4_out_V_38_full_n and ap_channel_done_layer4_out_V_38) or ap_sync_reg_channel_write_layer4_out_V_38);
    ap_sync_channel_write_layer4_out_V_39 <= ((layer4_out_V_39_full_n and ap_channel_done_layer4_out_V_39) or ap_sync_reg_channel_write_layer4_out_V_39);
    ap_sync_channel_write_layer4_out_V_4 <= ((layer4_out_V_4_full_n and ap_channel_done_layer4_out_V_4) or ap_sync_reg_channel_write_layer4_out_V_4);
    ap_sync_channel_write_layer4_out_V_40 <= ((layer4_out_V_40_full_n and ap_channel_done_layer4_out_V_40) or ap_sync_reg_channel_write_layer4_out_V_40);
    ap_sync_channel_write_layer4_out_V_41 <= ((layer4_out_V_41_full_n and ap_channel_done_layer4_out_V_41) or ap_sync_reg_channel_write_layer4_out_V_41);
    ap_sync_channel_write_layer4_out_V_42 <= ((layer4_out_V_42_full_n and ap_channel_done_layer4_out_V_42) or ap_sync_reg_channel_write_layer4_out_V_42);
    ap_sync_channel_write_layer4_out_V_43 <= ((layer4_out_V_43_full_n and ap_channel_done_layer4_out_V_43) or ap_sync_reg_channel_write_layer4_out_V_43);
    ap_sync_channel_write_layer4_out_V_44 <= ((layer4_out_V_44_full_n and ap_channel_done_layer4_out_V_44) or ap_sync_reg_channel_write_layer4_out_V_44);
    ap_sync_channel_write_layer4_out_V_45 <= ((layer4_out_V_45_full_n and ap_channel_done_layer4_out_V_45) or ap_sync_reg_channel_write_layer4_out_V_45);
    ap_sync_channel_write_layer4_out_V_46 <= ((layer4_out_V_46_full_n and ap_channel_done_layer4_out_V_46) or ap_sync_reg_channel_write_layer4_out_V_46);
    ap_sync_channel_write_layer4_out_V_47 <= ((layer4_out_V_47_full_n and ap_channel_done_layer4_out_V_47) or ap_sync_reg_channel_write_layer4_out_V_47);
    ap_sync_channel_write_layer4_out_V_48 <= ((layer4_out_V_48_full_n and ap_channel_done_layer4_out_V_48) or ap_sync_reg_channel_write_layer4_out_V_48);
    ap_sync_channel_write_layer4_out_V_49 <= ((layer4_out_V_49_full_n and ap_channel_done_layer4_out_V_49) or ap_sync_reg_channel_write_layer4_out_V_49);
    ap_sync_channel_write_layer4_out_V_5 <= ((layer4_out_V_5_full_n and ap_channel_done_layer4_out_V_5) or ap_sync_reg_channel_write_layer4_out_V_5);
    ap_sync_channel_write_layer4_out_V_50 <= ((layer4_out_V_50_full_n and ap_channel_done_layer4_out_V_50) or ap_sync_reg_channel_write_layer4_out_V_50);
    ap_sync_channel_write_layer4_out_V_51 <= ((layer4_out_V_51_full_n and ap_channel_done_layer4_out_V_51) or ap_sync_reg_channel_write_layer4_out_V_51);
    ap_sync_channel_write_layer4_out_V_52 <= ((layer4_out_V_52_full_n and ap_channel_done_layer4_out_V_52) or ap_sync_reg_channel_write_layer4_out_V_52);
    ap_sync_channel_write_layer4_out_V_53 <= ((layer4_out_V_53_full_n and ap_channel_done_layer4_out_V_53) or ap_sync_reg_channel_write_layer4_out_V_53);
    ap_sync_channel_write_layer4_out_V_54 <= ((layer4_out_V_54_full_n and ap_channel_done_layer4_out_V_54) or ap_sync_reg_channel_write_layer4_out_V_54);
    ap_sync_channel_write_layer4_out_V_55 <= ((layer4_out_V_55_full_n and ap_channel_done_layer4_out_V_55) or ap_sync_reg_channel_write_layer4_out_V_55);
    ap_sync_channel_write_layer4_out_V_56 <= ((layer4_out_V_56_full_n and ap_channel_done_layer4_out_V_56) or ap_sync_reg_channel_write_layer4_out_V_56);
    ap_sync_channel_write_layer4_out_V_57 <= ((layer4_out_V_57_full_n and ap_channel_done_layer4_out_V_57) or ap_sync_reg_channel_write_layer4_out_V_57);
    ap_sync_channel_write_layer4_out_V_58 <= ((layer4_out_V_58_full_n and ap_channel_done_layer4_out_V_58) or ap_sync_reg_channel_write_layer4_out_V_58);
    ap_sync_channel_write_layer4_out_V_59 <= ((layer4_out_V_59_full_n and ap_channel_done_layer4_out_V_59) or ap_sync_reg_channel_write_layer4_out_V_59);
    ap_sync_channel_write_layer4_out_V_6 <= ((layer4_out_V_6_full_n and ap_channel_done_layer4_out_V_6) or ap_sync_reg_channel_write_layer4_out_V_6);
    ap_sync_channel_write_layer4_out_V_60 <= ((layer4_out_V_60_full_n and ap_channel_done_layer4_out_V_60) or ap_sync_reg_channel_write_layer4_out_V_60);
    ap_sync_channel_write_layer4_out_V_61 <= ((layer4_out_V_61_full_n and ap_channel_done_layer4_out_V_61) or ap_sync_reg_channel_write_layer4_out_V_61);
    ap_sync_channel_write_layer4_out_V_62 <= ((layer4_out_V_62_full_n and ap_channel_done_layer4_out_V_62) or ap_sync_reg_channel_write_layer4_out_V_62);
    ap_sync_channel_write_layer4_out_V_63 <= ((layer4_out_V_63_full_n and ap_channel_done_layer4_out_V_63) or ap_sync_reg_channel_write_layer4_out_V_63);
    ap_sync_channel_write_layer4_out_V_7 <= ((layer4_out_V_7_full_n and ap_channel_done_layer4_out_V_7) or ap_sync_reg_channel_write_layer4_out_V_7);
    ap_sync_channel_write_layer4_out_V_8 <= ((layer4_out_V_8_full_n and ap_channel_done_layer4_out_V_8) or ap_sync_reg_channel_write_layer4_out_V_8);
    ap_sync_channel_write_layer4_out_V_9 <= ((layer4_out_V_9_full_n and ap_channel_done_layer4_out_V_9) or ap_sync_reg_channel_write_layer4_out_V_9);
    ap_sync_channel_write_layer5_out_V <= ((layer5_out_V_full_n and ap_channel_done_layer5_out_V) or ap_sync_reg_channel_write_layer5_out_V);
    ap_sync_channel_write_layer5_out_V_1 <= ((layer5_out_V_1_full_n and ap_channel_done_layer5_out_V_1) or ap_sync_reg_channel_write_layer5_out_V_1);
    ap_sync_channel_write_layer5_out_V_10 <= ((layer5_out_V_10_full_n and ap_channel_done_layer5_out_V_10) or ap_sync_reg_channel_write_layer5_out_V_10);
    ap_sync_channel_write_layer5_out_V_11 <= ((layer5_out_V_11_full_n and ap_channel_done_layer5_out_V_11) or ap_sync_reg_channel_write_layer5_out_V_11);
    ap_sync_channel_write_layer5_out_V_12 <= ((layer5_out_V_12_full_n and ap_channel_done_layer5_out_V_12) or ap_sync_reg_channel_write_layer5_out_V_12);
    ap_sync_channel_write_layer5_out_V_13 <= ((layer5_out_V_13_full_n and ap_channel_done_layer5_out_V_13) or ap_sync_reg_channel_write_layer5_out_V_13);
    ap_sync_channel_write_layer5_out_V_14 <= ((layer5_out_V_14_full_n and ap_channel_done_layer5_out_V_14) or ap_sync_reg_channel_write_layer5_out_V_14);
    ap_sync_channel_write_layer5_out_V_15 <= ((layer5_out_V_15_full_n and ap_channel_done_layer5_out_V_15) or ap_sync_reg_channel_write_layer5_out_V_15);
    ap_sync_channel_write_layer5_out_V_16 <= ((layer5_out_V_16_full_n and ap_channel_done_layer5_out_V_16) or ap_sync_reg_channel_write_layer5_out_V_16);
    ap_sync_channel_write_layer5_out_V_17 <= ((layer5_out_V_17_full_n and ap_channel_done_layer5_out_V_17) or ap_sync_reg_channel_write_layer5_out_V_17);
    ap_sync_channel_write_layer5_out_V_18 <= ((layer5_out_V_18_full_n and ap_channel_done_layer5_out_V_18) or ap_sync_reg_channel_write_layer5_out_V_18);
    ap_sync_channel_write_layer5_out_V_19 <= ((layer5_out_V_19_full_n and ap_channel_done_layer5_out_V_19) or ap_sync_reg_channel_write_layer5_out_V_19);
    ap_sync_channel_write_layer5_out_V_2 <= ((layer5_out_V_2_full_n and ap_channel_done_layer5_out_V_2) or ap_sync_reg_channel_write_layer5_out_V_2);
    ap_sync_channel_write_layer5_out_V_20 <= ((layer5_out_V_20_full_n and ap_channel_done_layer5_out_V_20) or ap_sync_reg_channel_write_layer5_out_V_20);
    ap_sync_channel_write_layer5_out_V_21 <= ((layer5_out_V_21_full_n and ap_channel_done_layer5_out_V_21) or ap_sync_reg_channel_write_layer5_out_V_21);
    ap_sync_channel_write_layer5_out_V_22 <= ((layer5_out_V_22_full_n and ap_channel_done_layer5_out_V_22) or ap_sync_reg_channel_write_layer5_out_V_22);
    ap_sync_channel_write_layer5_out_V_23 <= ((layer5_out_V_23_full_n and ap_channel_done_layer5_out_V_23) or ap_sync_reg_channel_write_layer5_out_V_23);
    ap_sync_channel_write_layer5_out_V_24 <= ((layer5_out_V_24_full_n and ap_channel_done_layer5_out_V_24) or ap_sync_reg_channel_write_layer5_out_V_24);
    ap_sync_channel_write_layer5_out_V_25 <= ((layer5_out_V_25_full_n and ap_channel_done_layer5_out_V_25) or ap_sync_reg_channel_write_layer5_out_V_25);
    ap_sync_channel_write_layer5_out_V_26 <= ((layer5_out_V_26_full_n and ap_channel_done_layer5_out_V_26) or ap_sync_reg_channel_write_layer5_out_V_26);
    ap_sync_channel_write_layer5_out_V_27 <= ((layer5_out_V_27_full_n and ap_channel_done_layer5_out_V_27) or ap_sync_reg_channel_write_layer5_out_V_27);
    ap_sync_channel_write_layer5_out_V_28 <= ((layer5_out_V_28_full_n and ap_channel_done_layer5_out_V_28) or ap_sync_reg_channel_write_layer5_out_V_28);
    ap_sync_channel_write_layer5_out_V_29 <= ((layer5_out_V_29_full_n and ap_channel_done_layer5_out_V_29) or ap_sync_reg_channel_write_layer5_out_V_29);
    ap_sync_channel_write_layer5_out_V_3 <= ((layer5_out_V_3_full_n and ap_channel_done_layer5_out_V_3) or ap_sync_reg_channel_write_layer5_out_V_3);
    ap_sync_channel_write_layer5_out_V_30 <= ((layer5_out_V_30_full_n and ap_channel_done_layer5_out_V_30) or ap_sync_reg_channel_write_layer5_out_V_30);
    ap_sync_channel_write_layer5_out_V_31 <= ((layer5_out_V_31_full_n and ap_channel_done_layer5_out_V_31) or ap_sync_reg_channel_write_layer5_out_V_31);
    ap_sync_channel_write_layer5_out_V_4 <= ((layer5_out_V_4_full_n and ap_channel_done_layer5_out_V_4) or ap_sync_reg_channel_write_layer5_out_V_4);
    ap_sync_channel_write_layer5_out_V_5 <= ((layer5_out_V_5_full_n and ap_channel_done_layer5_out_V_5) or ap_sync_reg_channel_write_layer5_out_V_5);
    ap_sync_channel_write_layer5_out_V_6 <= ((layer5_out_V_6_full_n and ap_channel_done_layer5_out_V_6) or ap_sync_reg_channel_write_layer5_out_V_6);
    ap_sync_channel_write_layer5_out_V_7 <= ((layer5_out_V_7_full_n and ap_channel_done_layer5_out_V_7) or ap_sync_reg_channel_write_layer5_out_V_7);
    ap_sync_channel_write_layer5_out_V_8 <= ((layer5_out_V_8_full_n and ap_channel_done_layer5_out_V_8) or ap_sync_reg_channel_write_layer5_out_V_8);
    ap_sync_channel_write_layer5_out_V_9 <= ((layer5_out_V_9_full_n and ap_channel_done_layer5_out_V_9) or ap_sync_reg_channel_write_layer5_out_V_9);
    ap_sync_channel_write_layer6_out_V <= ((layer6_out_V_full_n and ap_channel_done_layer6_out_V) or ap_sync_reg_channel_write_layer6_out_V);
    ap_sync_channel_write_layer6_out_V_1 <= ((layer6_out_V_1_full_n and ap_channel_done_layer6_out_V_1) or ap_sync_reg_channel_write_layer6_out_V_1);
    ap_sync_channel_write_layer6_out_V_10 <= ((layer6_out_V_10_full_n and ap_channel_done_layer6_out_V_10) or ap_sync_reg_channel_write_layer6_out_V_10);
    ap_sync_channel_write_layer6_out_V_11 <= ((layer6_out_V_11_full_n and ap_channel_done_layer6_out_V_11) or ap_sync_reg_channel_write_layer6_out_V_11);
    ap_sync_channel_write_layer6_out_V_12 <= ((layer6_out_V_12_full_n and ap_channel_done_layer6_out_V_12) or ap_sync_reg_channel_write_layer6_out_V_12);
    ap_sync_channel_write_layer6_out_V_13 <= ((layer6_out_V_13_full_n and ap_channel_done_layer6_out_V_13) or ap_sync_reg_channel_write_layer6_out_V_13);
    ap_sync_channel_write_layer6_out_V_14 <= ((layer6_out_V_14_full_n and ap_channel_done_layer6_out_V_14) or ap_sync_reg_channel_write_layer6_out_V_14);
    ap_sync_channel_write_layer6_out_V_15 <= ((layer6_out_V_15_full_n and ap_channel_done_layer6_out_V_15) or ap_sync_reg_channel_write_layer6_out_V_15);
    ap_sync_channel_write_layer6_out_V_16 <= ((layer6_out_V_16_full_n and ap_channel_done_layer6_out_V_16) or ap_sync_reg_channel_write_layer6_out_V_16);
    ap_sync_channel_write_layer6_out_V_17 <= ((layer6_out_V_17_full_n and ap_channel_done_layer6_out_V_17) or ap_sync_reg_channel_write_layer6_out_V_17);
    ap_sync_channel_write_layer6_out_V_18 <= ((layer6_out_V_18_full_n and ap_channel_done_layer6_out_V_18) or ap_sync_reg_channel_write_layer6_out_V_18);
    ap_sync_channel_write_layer6_out_V_19 <= ((layer6_out_V_19_full_n and ap_channel_done_layer6_out_V_19) or ap_sync_reg_channel_write_layer6_out_V_19);
    ap_sync_channel_write_layer6_out_V_2 <= ((layer6_out_V_2_full_n and ap_channel_done_layer6_out_V_2) or ap_sync_reg_channel_write_layer6_out_V_2);
    ap_sync_channel_write_layer6_out_V_20 <= ((layer6_out_V_20_full_n and ap_channel_done_layer6_out_V_20) or ap_sync_reg_channel_write_layer6_out_V_20);
    ap_sync_channel_write_layer6_out_V_21 <= ((layer6_out_V_21_full_n and ap_channel_done_layer6_out_V_21) or ap_sync_reg_channel_write_layer6_out_V_21);
    ap_sync_channel_write_layer6_out_V_22 <= ((layer6_out_V_22_full_n and ap_channel_done_layer6_out_V_22) or ap_sync_reg_channel_write_layer6_out_V_22);
    ap_sync_channel_write_layer6_out_V_23 <= ((layer6_out_V_23_full_n and ap_channel_done_layer6_out_V_23) or ap_sync_reg_channel_write_layer6_out_V_23);
    ap_sync_channel_write_layer6_out_V_24 <= ((layer6_out_V_24_full_n and ap_channel_done_layer6_out_V_24) or ap_sync_reg_channel_write_layer6_out_V_24);
    ap_sync_channel_write_layer6_out_V_25 <= ((layer6_out_V_25_full_n and ap_channel_done_layer6_out_V_25) or ap_sync_reg_channel_write_layer6_out_V_25);
    ap_sync_channel_write_layer6_out_V_26 <= ((layer6_out_V_26_full_n and ap_channel_done_layer6_out_V_26) or ap_sync_reg_channel_write_layer6_out_V_26);
    ap_sync_channel_write_layer6_out_V_27 <= ((layer6_out_V_27_full_n and ap_channel_done_layer6_out_V_27) or ap_sync_reg_channel_write_layer6_out_V_27);
    ap_sync_channel_write_layer6_out_V_28 <= ((layer6_out_V_28_full_n and ap_channel_done_layer6_out_V_28) or ap_sync_reg_channel_write_layer6_out_V_28);
    ap_sync_channel_write_layer6_out_V_29 <= ((layer6_out_V_29_full_n and ap_channel_done_layer6_out_V_29) or ap_sync_reg_channel_write_layer6_out_V_29);
    ap_sync_channel_write_layer6_out_V_3 <= ((layer6_out_V_3_full_n and ap_channel_done_layer6_out_V_3) or ap_sync_reg_channel_write_layer6_out_V_3);
    ap_sync_channel_write_layer6_out_V_30 <= ((layer6_out_V_30_full_n and ap_channel_done_layer6_out_V_30) or ap_sync_reg_channel_write_layer6_out_V_30);
    ap_sync_channel_write_layer6_out_V_31 <= ((layer6_out_V_31_full_n and ap_channel_done_layer6_out_V_31) or ap_sync_reg_channel_write_layer6_out_V_31);
    ap_sync_channel_write_layer6_out_V_4 <= ((layer6_out_V_4_full_n and ap_channel_done_layer6_out_V_4) or ap_sync_reg_channel_write_layer6_out_V_4);
    ap_sync_channel_write_layer6_out_V_5 <= ((layer6_out_V_5_full_n and ap_channel_done_layer6_out_V_5) or ap_sync_reg_channel_write_layer6_out_V_5);
    ap_sync_channel_write_layer6_out_V_6 <= ((layer6_out_V_6_full_n and ap_channel_done_layer6_out_V_6) or ap_sync_reg_channel_write_layer6_out_V_6);
    ap_sync_channel_write_layer6_out_V_7 <= ((layer6_out_V_7_full_n and ap_channel_done_layer6_out_V_7) or ap_sync_reg_channel_write_layer6_out_V_7);
    ap_sync_channel_write_layer6_out_V_8 <= ((layer6_out_V_8_full_n and ap_channel_done_layer6_out_V_8) or ap_sync_reg_channel_write_layer6_out_V_8);
    ap_sync_channel_write_layer6_out_V_9 <= ((layer6_out_V_9_full_n and ap_channel_done_layer6_out_V_9) or ap_sync_reg_channel_write_layer6_out_V_9);
    ap_sync_channel_write_layer8_out_V <= ((layer8_out_V_full_n and ap_channel_done_layer8_out_V) or ap_sync_reg_channel_write_layer8_out_V);
    ap_sync_channel_write_layer8_out_V_1 <= ((layer8_out_V_1_full_n and ap_channel_done_layer8_out_V_1) or ap_sync_reg_channel_write_layer8_out_V_1);
    ap_sync_channel_write_layer8_out_V_10 <= ((layer8_out_V_10_full_n and ap_channel_done_layer8_out_V_10) or ap_sync_reg_channel_write_layer8_out_V_10);
    ap_sync_channel_write_layer8_out_V_11 <= ((layer8_out_V_11_full_n and ap_channel_done_layer8_out_V_11) or ap_sync_reg_channel_write_layer8_out_V_11);
    ap_sync_channel_write_layer8_out_V_12 <= ((layer8_out_V_12_full_n and ap_channel_done_layer8_out_V_12) or ap_sync_reg_channel_write_layer8_out_V_12);
    ap_sync_channel_write_layer8_out_V_13 <= ((layer8_out_V_13_full_n and ap_channel_done_layer8_out_V_13) or ap_sync_reg_channel_write_layer8_out_V_13);
    ap_sync_channel_write_layer8_out_V_14 <= ((layer8_out_V_14_full_n and ap_channel_done_layer8_out_V_14) or ap_sync_reg_channel_write_layer8_out_V_14);
    ap_sync_channel_write_layer8_out_V_15 <= ((layer8_out_V_15_full_n and ap_channel_done_layer8_out_V_15) or ap_sync_reg_channel_write_layer8_out_V_15);
    ap_sync_channel_write_layer8_out_V_16 <= ((layer8_out_V_16_full_n and ap_channel_done_layer8_out_V_16) or ap_sync_reg_channel_write_layer8_out_V_16);
    ap_sync_channel_write_layer8_out_V_17 <= ((layer8_out_V_17_full_n and ap_channel_done_layer8_out_V_17) or ap_sync_reg_channel_write_layer8_out_V_17);
    ap_sync_channel_write_layer8_out_V_18 <= ((layer8_out_V_18_full_n and ap_channel_done_layer8_out_V_18) or ap_sync_reg_channel_write_layer8_out_V_18);
    ap_sync_channel_write_layer8_out_V_19 <= ((layer8_out_V_19_full_n and ap_channel_done_layer8_out_V_19) or ap_sync_reg_channel_write_layer8_out_V_19);
    ap_sync_channel_write_layer8_out_V_2 <= ((layer8_out_V_2_full_n and ap_channel_done_layer8_out_V_2) or ap_sync_reg_channel_write_layer8_out_V_2);
    ap_sync_channel_write_layer8_out_V_20 <= ((layer8_out_V_20_full_n and ap_channel_done_layer8_out_V_20) or ap_sync_reg_channel_write_layer8_out_V_20);
    ap_sync_channel_write_layer8_out_V_21 <= ((layer8_out_V_21_full_n and ap_channel_done_layer8_out_V_21) or ap_sync_reg_channel_write_layer8_out_V_21);
    ap_sync_channel_write_layer8_out_V_22 <= ((layer8_out_V_22_full_n and ap_channel_done_layer8_out_V_22) or ap_sync_reg_channel_write_layer8_out_V_22);
    ap_sync_channel_write_layer8_out_V_23 <= ((layer8_out_V_23_full_n and ap_channel_done_layer8_out_V_23) or ap_sync_reg_channel_write_layer8_out_V_23);
    ap_sync_channel_write_layer8_out_V_24 <= ((layer8_out_V_24_full_n and ap_channel_done_layer8_out_V_24) or ap_sync_reg_channel_write_layer8_out_V_24);
    ap_sync_channel_write_layer8_out_V_25 <= ((layer8_out_V_25_full_n and ap_channel_done_layer8_out_V_25) or ap_sync_reg_channel_write_layer8_out_V_25);
    ap_sync_channel_write_layer8_out_V_26 <= ((layer8_out_V_26_full_n and ap_channel_done_layer8_out_V_26) or ap_sync_reg_channel_write_layer8_out_V_26);
    ap_sync_channel_write_layer8_out_V_27 <= ((layer8_out_V_27_full_n and ap_channel_done_layer8_out_V_27) or ap_sync_reg_channel_write_layer8_out_V_27);
    ap_sync_channel_write_layer8_out_V_28 <= ((layer8_out_V_28_full_n and ap_channel_done_layer8_out_V_28) or ap_sync_reg_channel_write_layer8_out_V_28);
    ap_sync_channel_write_layer8_out_V_29 <= ((layer8_out_V_29_full_n and ap_channel_done_layer8_out_V_29) or ap_sync_reg_channel_write_layer8_out_V_29);
    ap_sync_channel_write_layer8_out_V_3 <= ((layer8_out_V_3_full_n and ap_channel_done_layer8_out_V_3) or ap_sync_reg_channel_write_layer8_out_V_3);
    ap_sync_channel_write_layer8_out_V_30 <= ((layer8_out_V_30_full_n and ap_channel_done_layer8_out_V_30) or ap_sync_reg_channel_write_layer8_out_V_30);
    ap_sync_channel_write_layer8_out_V_31 <= ((layer8_out_V_31_full_n and ap_channel_done_layer8_out_V_31) or ap_sync_reg_channel_write_layer8_out_V_31);
    ap_sync_channel_write_layer8_out_V_4 <= ((layer8_out_V_4_full_n and ap_channel_done_layer8_out_V_4) or ap_sync_reg_channel_write_layer8_out_V_4);
    ap_sync_channel_write_layer8_out_V_5 <= ((layer8_out_V_5_full_n and ap_channel_done_layer8_out_V_5) or ap_sync_reg_channel_write_layer8_out_V_5);
    ap_sync_channel_write_layer8_out_V_6 <= ((layer8_out_V_6_full_n and ap_channel_done_layer8_out_V_6) or ap_sync_reg_channel_write_layer8_out_V_6);
    ap_sync_channel_write_layer8_out_V_7 <= ((layer8_out_V_7_full_n and ap_channel_done_layer8_out_V_7) or ap_sync_reg_channel_write_layer8_out_V_7);
    ap_sync_channel_write_layer8_out_V_8 <= ((layer8_out_V_8_full_n and ap_channel_done_layer8_out_V_8) or ap_sync_reg_channel_write_layer8_out_V_8);
    ap_sync_channel_write_layer8_out_V_9 <= ((layer8_out_V_9_full_n and ap_channel_done_layer8_out_V_9) or ap_sync_reg_channel_write_layer8_out_V_9);
    ap_sync_channel_write_layer9_out_V <= ((layer9_out_V_full_n and ap_channel_done_layer9_out_V) or ap_sync_reg_channel_write_layer9_out_V);
    ap_sync_channel_write_layer9_out_V_1 <= ((layer9_out_V_1_full_n and ap_channel_done_layer9_out_V_1) or ap_sync_reg_channel_write_layer9_out_V_1);
    ap_sync_channel_write_layer9_out_V_10 <= ((layer9_out_V_10_full_n and ap_channel_done_layer9_out_V_10) or ap_sync_reg_channel_write_layer9_out_V_10);
    ap_sync_channel_write_layer9_out_V_11 <= ((layer9_out_V_11_full_n and ap_channel_done_layer9_out_V_11) or ap_sync_reg_channel_write_layer9_out_V_11);
    ap_sync_channel_write_layer9_out_V_12 <= ((layer9_out_V_12_full_n and ap_channel_done_layer9_out_V_12) or ap_sync_reg_channel_write_layer9_out_V_12);
    ap_sync_channel_write_layer9_out_V_13 <= ((layer9_out_V_13_full_n and ap_channel_done_layer9_out_V_13) or ap_sync_reg_channel_write_layer9_out_V_13);
    ap_sync_channel_write_layer9_out_V_14 <= ((layer9_out_V_14_full_n and ap_channel_done_layer9_out_V_14) or ap_sync_reg_channel_write_layer9_out_V_14);
    ap_sync_channel_write_layer9_out_V_15 <= ((layer9_out_V_15_full_n and ap_channel_done_layer9_out_V_15) or ap_sync_reg_channel_write_layer9_out_V_15);
    ap_sync_channel_write_layer9_out_V_2 <= ((layer9_out_V_2_full_n and ap_channel_done_layer9_out_V_2) or ap_sync_reg_channel_write_layer9_out_V_2);
    ap_sync_channel_write_layer9_out_V_3 <= ((layer9_out_V_3_full_n and ap_channel_done_layer9_out_V_3) or ap_sync_reg_channel_write_layer9_out_V_3);
    ap_sync_channel_write_layer9_out_V_4 <= ((layer9_out_V_4_full_n and ap_channel_done_layer9_out_V_4) or ap_sync_reg_channel_write_layer9_out_V_4);
    ap_sync_channel_write_layer9_out_V_5 <= ((layer9_out_V_5_full_n and ap_channel_done_layer9_out_V_5) or ap_sync_reg_channel_write_layer9_out_V_5);
    ap_sync_channel_write_layer9_out_V_6 <= ((layer9_out_V_6_full_n and ap_channel_done_layer9_out_V_6) or ap_sync_reg_channel_write_layer9_out_V_6);
    ap_sync_channel_write_layer9_out_V_7 <= ((layer9_out_V_7_full_n and ap_channel_done_layer9_out_V_7) or ap_sync_reg_channel_write_layer9_out_V_7);
    ap_sync_channel_write_layer9_out_V_8 <= ((layer9_out_V_8_full_n and ap_channel_done_layer9_out_V_8) or ap_sync_reg_channel_write_layer9_out_V_8);
    ap_sync_channel_write_layer9_out_V_9 <= ((layer9_out_V_9_full_n and ap_channel_done_layer9_out_V_9) or ap_sync_reg_channel_write_layer9_out_V_9);
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue <= (ap_sync_channel_write_layer10_out_V_9 and ap_sync_channel_write_layer10_out_V_8 and ap_sync_channel_write_layer10_out_V_7 and ap_sync_channel_write_layer10_out_V_6 and ap_sync_channel_write_layer10_out_V_5 and ap_sync_channel_write_layer10_out_V_4 and ap_sync_channel_write_layer10_out_V_3 and ap_sync_channel_write_layer10_out_V_23 and ap_sync_channel_write_layer10_out_V_22 and ap_sync_channel_write_layer10_out_V_21 and ap_sync_channel_write_layer10_out_V_20 and ap_sync_channel_write_layer10_out_V_2 and ap_sync_channel_write_layer10_out_V_19 and ap_sync_channel_write_layer10_out_V_18 and ap_sync_channel_write_layer10_out_V_17 and ap_sync_channel_write_layer10_out_V_16 and ap_sync_channel_write_layer10_out_V_15 and ap_sync_channel_write_layer10_out_V_14 and ap_sync_channel_write_layer10_out_V_13 and ap_sync_channel_write_layer10_out_V_12 and ap_sync_channel_write_layer10_out_V_11 and ap_sync_channel_write_layer10_out_V_10 and ap_sync_channel_write_layer10_out_V_1 and ap_sync_channel_write_layer10_out_V);
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start <= (layer9_out_V_empty_n and layer9_out_V_9_empty_n and layer9_out_V_8_empty_n and layer9_out_V_7_empty_n and layer9_out_V_6_empty_n and layer9_out_V_5_empty_n and layer9_out_V_4_empty_n and layer9_out_V_3_empty_n and layer9_out_V_2_empty_n and layer9_out_V_1_empty_n and layer9_out_V_15_empty_n and layer9_out_V_14_empty_n and layer9_out_V_13_empty_n and layer9_out_V_12_empty_n and layer9_out_V_11_empty_n and layer9_out_V_10_empty_n);
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_V_9 and ap_sync_channel_write_layer2_out_V_8 and ap_sync_channel_write_layer2_out_V_7 and ap_sync_channel_write_layer2_out_V_63 and ap_sync_channel_write_layer2_out_V_62 and ap_sync_channel_write_layer2_out_V_61 and ap_sync_channel_write_layer2_out_V_60 and ap_sync_channel_write_layer2_out_V_6 and ap_sync_channel_write_layer2_out_V_59 and ap_sync_channel_write_layer2_out_V_58 and ap_sync_channel_write_layer2_out_V_57 and ap_sync_channel_write_layer2_out_V_56 and ap_sync_channel_write_layer2_out_V_55 and ap_sync_channel_write_layer2_out_V_54 and ap_sync_channel_write_layer2_out_V_53 and ap_sync_channel_write_layer2_out_V_52 and ap_sync_channel_write_layer2_out_V_51 and ap_sync_channel_write_layer2_out_V_50 and ap_sync_channel_write_layer2_out_V_5 and ap_sync_channel_write_layer2_out_V_49 and ap_sync_channel_write_layer2_out_V_48 and ap_sync_channel_write_layer2_out_V_47 and ap_sync_channel_write_layer2_out_V_46 and ap_sync_channel_write_layer2_out_V_45 and ap_sync_channel_write_layer2_out_V_44 and ap_sync_channel_write_layer2_out_V_43 and ap_sync_channel_write_layer2_out_V_42 and ap_sync_channel_write_layer2_out_V_41 and ap_sync_channel_write_layer2_out_V_40 and ap_sync_channel_write_layer2_out_V_4 and ap_sync_channel_write_layer2_out_V_39 and ap_sync_channel_write_layer2_out_V_38 and ap_sync_channel_write_layer2_out_V_37 and ap_sync_channel_write_layer2_out_V_36 and ap_sync_channel_write_layer2_out_V_35 and ap_sync_channel_write_layer2_out_V_34 and ap_sync_channel_write_layer2_out_V_33 and ap_sync_channel_write_layer2_out_V_32 and ap_sync_channel_write_layer2_out_V_31 and ap_sync_channel_write_layer2_out_V_30 and ap_sync_channel_write_layer2_out_V_3 and ap_sync_channel_write_layer2_out_V_29 and ap_sync_channel_write_layer2_out_V_28 and ap_sync_channel_write_layer2_out_V_27 and ap_sync_channel_write_layer2_out_V_26 and ap_sync_channel_write_layer2_out_V_25 and ap_sync_channel_write_layer2_out_V_24 and ap_sync_channel_write_layer2_out_V_23 and ap_sync_channel_write_layer2_out_V_22 and ap_sync_channel_write_layer2_out_V_21 and ap_sync_channel_write_layer2_out_V_20 and ap_sync_channel_write_layer2_out_V_2 and ap_sync_channel_write_layer2_out_V_19 and ap_sync_channel_write_layer2_out_V_18 and ap_sync_channel_write_layer2_out_V_17 and ap_sync_channel_write_layer2_out_V_16 and ap_sync_channel_write_layer2_out_V_15 and ap_sync_channel_write_layer2_out_V_14 and ap_sync_channel_write_layer2_out_V_13 and ap_sync_channel_write_layer2_out_V_12 and ap_sync_channel_write_layer2_out_V_11 and ap_sync_channel_write_layer2_out_V_10 and ap_sync_channel_write_layer2_out_V_1 and ap_sync_channel_write_layer2_out_V);
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start <= ap_start;
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write <= ap_const_logic_0;
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue <= (ap_sync_channel_write_layer6_out_V_9 and ap_sync_channel_write_layer6_out_V_8 and ap_sync_channel_write_layer6_out_V_7 and ap_sync_channel_write_layer6_out_V_6 and ap_sync_channel_write_layer6_out_V_5 and ap_sync_channel_write_layer6_out_V_4 and ap_sync_channel_write_layer6_out_V_31 and ap_sync_channel_write_layer6_out_V_30 and ap_sync_channel_write_layer6_out_V_3 and ap_sync_channel_write_layer6_out_V_29 and ap_sync_channel_write_layer6_out_V_28 and ap_sync_channel_write_layer6_out_V_27 and ap_sync_channel_write_layer6_out_V_26 and ap_sync_channel_write_layer6_out_V_25 and ap_sync_channel_write_layer6_out_V_24 and ap_sync_channel_write_layer6_out_V_23 and ap_sync_channel_write_layer6_out_V_22 and ap_sync_channel_write_layer6_out_V_21 and ap_sync_channel_write_layer6_out_V_20 and ap_sync_channel_write_layer6_out_V_2 and ap_sync_channel_write_layer6_out_V_19 and ap_sync_channel_write_layer6_out_V_18 and ap_sync_channel_write_layer6_out_V_17 and ap_sync_channel_write_layer6_out_V_16 and ap_sync_channel_write_layer6_out_V_15 and ap_sync_channel_write_layer6_out_V_14 and ap_sync_channel_write_layer6_out_V_13 and ap_sync_channel_write_layer6_out_V_12 and ap_sync_channel_write_layer6_out_V_11 and ap_sync_channel_write_layer6_out_V_10 and ap_sync_channel_write_layer6_out_V_1 and ap_sync_channel_write_layer6_out_V);
    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start <= (layer5_out_V_empty_n and layer5_out_V_9_empty_n and layer5_out_V_8_empty_n and layer5_out_V_7_empty_n and layer5_out_V_6_empty_n and layer5_out_V_5_empty_n and layer5_out_V_4_empty_n and layer5_out_V_3_empty_n and layer5_out_V_31_empty_n and layer5_out_V_30_empty_n and layer5_out_V_2_empty_n and layer5_out_V_29_empty_n and layer5_out_V_28_empty_n and layer5_out_V_27_empty_n and layer5_out_V_26_empty_n and layer5_out_V_25_empty_n and layer5_out_V_24_empty_n and layer5_out_V_23_empty_n and layer5_out_V_22_empty_n and layer5_out_V_21_empty_n and layer5_out_V_20_empty_n and layer5_out_V_1_empty_n and layer5_out_V_19_empty_n and layer5_out_V_18_empty_n and layer5_out_V_17_empty_n and layer5_out_V_16_empty_n and layer5_out_V_15_empty_n and layer5_out_V_14_empty_n and layer5_out_V_13_empty_n and layer5_out_V_12_empty_n and layer5_out_V_11_empty_n and layer5_out_V_10_empty_n);
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue <= (ap_sync_channel_write_layer15_out_V_9 and ap_sync_channel_write_layer15_out_V_8 and ap_sync_channel_write_layer15_out_V_7 and ap_sync_channel_write_layer15_out_V_6 and ap_sync_channel_write_layer15_out_V_5 and ap_sync_channel_write_layer15_out_V_4 and ap_sync_channel_write_layer15_out_V_3 and ap_sync_channel_write_layer15_out_V_2 and ap_sync_channel_write_layer15_out_V_1 and ap_sync_channel_write_layer15_out_V);
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start <= (layer13_out_V_empty_n and layer13_out_V_9_empty_n and layer13_out_V_8_empty_n and layer13_out_V_7_empty_n and layer13_out_V_6_empty_n and layer13_out_V_5_empty_n and layer13_out_V_4_empty_n and layer13_out_V_3_empty_n and layer13_out_V_2_empty_n and layer13_out_V_1_empty_n and layer13_out_V_11_empty_n and layer13_out_V_10_empty_n);
    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue <= (ap_sync_channel_write_layer19_out_V_9 and ap_sync_channel_write_layer19_out_V_8 and ap_sync_channel_write_layer19_out_V_7 and ap_sync_channel_write_layer19_out_V_6 and ap_sync_channel_write_layer19_out_V_5 and ap_sync_channel_write_layer19_out_V_4 and ap_sync_channel_write_layer19_out_V_3 and ap_sync_channel_write_layer19_out_V_2 and ap_sync_channel_write_layer19_out_V_15 and ap_sync_channel_write_layer19_out_V_14 and ap_sync_channel_write_layer19_out_V_13 and ap_sync_channel_write_layer19_out_V_12 and ap_sync_channel_write_layer19_out_V_11 and ap_sync_channel_write_layer19_out_V_10 and ap_sync_channel_write_layer19_out_V_1 and ap_sync_channel_write_layer19_out_V);
    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start <= (layer18_out_V_empty_n and layer18_out_V_9_empty_n and layer18_out_V_8_empty_n and layer18_out_V_7_empty_n and layer18_out_V_6_empty_n and layer18_out_V_5_empty_n and layer18_out_V_4_empty_n and layer18_out_V_3_empty_n and layer18_out_V_2_empty_n and layer18_out_V_1_empty_n);
    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue <= ap_continue;
    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start <= (layer22_out_V_empty_n and layer22_out_V_9_empty_n and layer22_out_V_8_empty_n and layer22_out_V_7_empty_n and layer22_out_V_6_empty_n and layer22_out_V_5_empty_n and layer22_out_V_4_empty_n and layer22_out_V_3_empty_n and layer22_out_V_2_empty_n and layer22_out_V_1_empty_n and layer22_out_V_15_empty_n and layer22_out_V_14_empty_n and layer22_out_V_13_empty_n and layer22_out_V_12_empty_n and layer22_out_V_11_empty_n and layer22_out_V_10_empty_n);
    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write <= ap_const_logic_0;
    in_buf_address0 <= conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0;
    in_buf_address1 <= ap_const_lv13_0;
    in_buf_ce0 <= conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0;
    in_buf_ce1 <= ap_const_logic_0;
    in_buf_d0 <= ap_const_lv128_lc_1;
    in_buf_d1 <= ap_const_lv128_lc_1;
    in_buf_read <= conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write;
    in_buf_we0 <= ap_const_logic_0;
    in_buf_we1 <= ap_const_logic_0;
    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue <= (ap_sync_channel_write_layer17_out_V_9 and ap_sync_channel_write_layer17_out_V_8 and ap_sync_channel_write_layer17_out_V_7 and ap_sync_channel_write_layer17_out_V_6 and ap_sync_channel_write_layer17_out_V_5 and ap_sync_channel_write_layer17_out_V_4 and ap_sync_channel_write_layer17_out_V_3 and ap_sync_channel_write_layer17_out_V_2 and ap_sync_channel_write_layer17_out_V_1 and ap_sync_channel_write_layer17_out_V);
    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start <= (layer15_out_V_empty_n and layer15_out_V_9_empty_n and layer15_out_V_8_empty_n and layer15_out_V_7_empty_n and layer15_out_V_6_empty_n and layer15_out_V_5_empty_n and layer15_out_V_4_empty_n and layer15_out_V_3_empty_n and layer15_out_V_2_empty_n and layer15_out_V_1_empty_n);
    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue <= (ap_sync_channel_write_layer21_out_V_9 and ap_sync_channel_write_layer21_out_V_8 and ap_sync_channel_write_layer21_out_V_7 and ap_sync_channel_write_layer21_out_V_6 and ap_sync_channel_write_layer21_out_V_5 and ap_sync_channel_write_layer21_out_V_4 and ap_sync_channel_write_layer21_out_V_3 and ap_sync_channel_write_layer21_out_V_2 and ap_sync_channel_write_layer21_out_V_15 and ap_sync_channel_write_layer21_out_V_14 and ap_sync_channel_write_layer21_out_V_13 and ap_sync_channel_write_layer21_out_V_12 and ap_sync_channel_write_layer21_out_V_11 and ap_sync_channel_write_layer21_out_V_10 and ap_sync_channel_write_layer21_out_V_1 and ap_sync_channel_write_layer21_out_V);
    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start <= (layer19_out_V_empty_n and layer19_out_V_9_empty_n and layer19_out_V_8_empty_n and layer19_out_V_7_empty_n and layer19_out_V_6_empty_n and layer19_out_V_5_empty_n and layer19_out_V_4_empty_n and layer19_out_V_3_empty_n and layer19_out_V_2_empty_n and layer19_out_V_1_empty_n and layer19_out_V_15_empty_n and layer19_out_V_14_empty_n and layer19_out_V_13_empty_n and layer19_out_V_12_empty_n and layer19_out_V_11_empty_n and layer19_out_V_10_empty_n);
    out_buf_address0 <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0;
    out_buf_address1 <= ap_const_lv13_0;
    out_buf_ce0 <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0;
    out_buf_ce1 <= ap_const_logic_0;
    out_buf_d0 <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0;
    out_buf_d1 <= ap_const_lv15_0;
    out_buf_we0 <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0;
    out_buf_we1 <= ap_const_logic_0;
    out_buf_write <= dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write;
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue <= (ap_sync_channel_write_layer13_out_V_9 and ap_sync_channel_write_layer13_out_V_8 and ap_sync_channel_write_layer13_out_V_7 and ap_sync_channel_write_layer13_out_V_6 and ap_sync_channel_write_layer13_out_V_5 and ap_sync_channel_write_layer13_out_V_4 and ap_sync_channel_write_layer13_out_V_3 and ap_sync_channel_write_layer13_out_V_2 and ap_sync_channel_write_layer13_out_V_11 and ap_sync_channel_write_layer13_out_V_10 and ap_sync_channel_write_layer13_out_V_1 and ap_sync_channel_write_layer13_out_V);
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start <= (layer12_out_V_empty_n and layer12_out_V_9_empty_n and layer12_out_V_8_empty_n and layer12_out_V_7_empty_n and layer12_out_V_6_empty_n and layer12_out_V_5_empty_n and layer12_out_V_4_empty_n and layer12_out_V_3_empty_n and layer12_out_V_2_empty_n and layer12_out_V_23_empty_n and layer12_out_V_22_empty_n and layer12_out_V_21_empty_n and layer12_out_V_20_empty_n and layer12_out_V_1_empty_n and layer12_out_V_19_empty_n and layer12_out_V_18_empty_n and layer12_out_V_17_empty_n and layer12_out_V_16_empty_n and layer12_out_V_15_empty_n and layer12_out_V_14_empty_n and layer12_out_V_13_empty_n and layer12_out_V_12_empty_n and layer12_out_V_11_empty_n and layer12_out_V_10_empty_n);
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue <= (ap_sync_channel_write_layer5_out_V_9 and ap_sync_channel_write_layer5_out_V_8 and ap_sync_channel_write_layer5_out_V_7 and ap_sync_channel_write_layer5_out_V_6 and ap_sync_channel_write_layer5_out_V_5 and ap_sync_channel_write_layer5_out_V_4 and ap_sync_channel_write_layer5_out_V_31 and ap_sync_channel_write_layer5_out_V_30 and ap_sync_channel_write_layer5_out_V_3 and ap_sync_channel_write_layer5_out_V_29 and ap_sync_channel_write_layer5_out_V_28 and ap_sync_channel_write_layer5_out_V_27 and ap_sync_channel_write_layer5_out_V_26 and ap_sync_channel_write_layer5_out_V_25 and ap_sync_channel_write_layer5_out_V_24 and ap_sync_channel_write_layer5_out_V_23 and ap_sync_channel_write_layer5_out_V_22 and ap_sync_channel_write_layer5_out_V_21 and ap_sync_channel_write_layer5_out_V_20 and ap_sync_channel_write_layer5_out_V_2 and ap_sync_channel_write_layer5_out_V_19 and ap_sync_channel_write_layer5_out_V_18 and ap_sync_channel_write_layer5_out_V_17 and ap_sync_channel_write_layer5_out_V_16 and ap_sync_channel_write_layer5_out_V_15 and ap_sync_channel_write_layer5_out_V_14 and ap_sync_channel_write_layer5_out_V_13 and ap_sync_channel_write_layer5_out_V_12 and ap_sync_channel_write_layer5_out_V_11 and ap_sync_channel_write_layer5_out_V_10 and ap_sync_channel_write_layer5_out_V_1 and ap_sync_channel_write_layer5_out_V);
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start <= (layer4_out_V_empty_n and layer4_out_V_9_empty_n and layer4_out_V_8_empty_n and layer4_out_V_7_empty_n and layer4_out_V_6_empty_n and layer4_out_V_63_empty_n and layer4_out_V_62_empty_n and layer4_out_V_61_empty_n and layer4_out_V_60_empty_n and layer4_out_V_5_empty_n and layer4_out_V_59_empty_n and layer4_out_V_58_empty_n and layer4_out_V_57_empty_n and layer4_out_V_56_empty_n and layer4_out_V_55_empty_n and layer4_out_V_54_empty_n and layer4_out_V_53_empty_n and layer4_out_V_52_empty_n and layer4_out_V_51_empty_n and layer4_out_V_50_empty_n and layer4_out_V_4_empty_n and layer4_out_V_49_empty_n and layer4_out_V_48_empty_n and layer4_out_V_47_empty_n and layer4_out_V_46_empty_n and layer4_out_V_45_empty_n and layer4_out_V_44_empty_n and layer4_out_V_43_empty_n and layer4_out_V_42_empty_n and layer4_out_V_41_empty_n and layer4_out_V_40_empty_n and layer4_out_V_3_empty_n and layer4_out_V_39_empty_n and layer4_out_V_38_empty_n and layer4_out_V_37_empty_n and layer4_out_V_36_empty_n and layer4_out_V_35_empty_n and layer4_out_V_34_empty_n and layer4_out_V_33_empty_n and layer4_out_V_32_empty_n and layer4_out_V_31_empty_n and layer4_out_V_30_empty_n and layer4_out_V_2_empty_n and layer4_out_V_29_empty_n and layer4_out_V_28_empty_n and layer4_out_V_27_empty_n and layer4_out_V_26_empty_n and layer4_out_V_25_empty_n and layer4_out_V_24_empty_n and layer4_out_V_23_empty_n and layer4_out_V_22_empty_n and layer4_out_V_21_empty_n and layer4_out_V_20_empty_n and layer4_out_V_1_empty_n and layer4_out_V_19_empty_n and layer4_out_V_18_empty_n and layer4_out_V_17_empty_n and layer4_out_V_16_empty_n and layer4_out_V_15_empty_n and layer4_out_V_14_empty_n and layer4_out_V_13_empty_n and layer4_out_V_12_empty_n and layer4_out_V_11_empty_n and layer4_out_V_10_empty_n);
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue <= (ap_sync_channel_write_layer9_out_V_9 and ap_sync_channel_write_layer9_out_V_8 and ap_sync_channel_write_layer9_out_V_7 and ap_sync_channel_write_layer9_out_V_6 and ap_sync_channel_write_layer9_out_V_5 and ap_sync_channel_write_layer9_out_V_4 and ap_sync_channel_write_layer9_out_V_3 and ap_sync_channel_write_layer9_out_V_2 and ap_sync_channel_write_layer9_out_V_15 and ap_sync_channel_write_layer9_out_V_14 and ap_sync_channel_write_layer9_out_V_13 and ap_sync_channel_write_layer9_out_V_12 and ap_sync_channel_write_layer9_out_V_11 and ap_sync_channel_write_layer9_out_V_10 and ap_sync_channel_write_layer9_out_V_1 and ap_sync_channel_write_layer9_out_V);
    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start <= (layer8_out_V_empty_n and layer8_out_V_9_empty_n and layer8_out_V_8_empty_n and layer8_out_V_7_empty_n and layer8_out_V_6_empty_n and layer8_out_V_5_empty_n and layer8_out_V_4_empty_n and layer8_out_V_3_empty_n and layer8_out_V_31_empty_n and layer8_out_V_30_empty_n and layer8_out_V_2_empty_n and layer8_out_V_29_empty_n and layer8_out_V_28_empty_n and layer8_out_V_27_empty_n and layer8_out_V_26_empty_n and layer8_out_V_25_empty_n and layer8_out_V_24_empty_n and layer8_out_V_23_empty_n and layer8_out_V_22_empty_n and layer8_out_V_21_empty_n and layer8_out_V_20_empty_n and layer8_out_V_1_empty_n and layer8_out_V_19_empty_n and layer8_out_V_18_empty_n and layer8_out_V_17_empty_n and layer8_out_V_16_empty_n and layer8_out_V_15_empty_n and layer8_out_V_14_empty_n and layer8_out_V_13_empty_n and layer8_out_V_12_empty_n and layer8_out_V_11_empty_n and layer8_out_V_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue <= (ap_sync_channel_write_layer12_out_V_9 and ap_sync_channel_write_layer12_out_V_8 and ap_sync_channel_write_layer12_out_V_7 and ap_sync_channel_write_layer12_out_V_6 and ap_sync_channel_write_layer12_out_V_5 and ap_sync_channel_write_layer12_out_V_4 and ap_sync_channel_write_layer12_out_V_3 and ap_sync_channel_write_layer12_out_V_23 and ap_sync_channel_write_layer12_out_V_22 and ap_sync_channel_write_layer12_out_V_21 and ap_sync_channel_write_layer12_out_V_20 and ap_sync_channel_write_layer12_out_V_2 and ap_sync_channel_write_layer12_out_V_19 and ap_sync_channel_write_layer12_out_V_18 and ap_sync_channel_write_layer12_out_V_17 and ap_sync_channel_write_layer12_out_V_16 and ap_sync_channel_write_layer12_out_V_15 and ap_sync_channel_write_layer12_out_V_14 and ap_sync_channel_write_layer12_out_V_13 and ap_sync_channel_write_layer12_out_V_12 and ap_sync_channel_write_layer12_out_V_11 and ap_sync_channel_write_layer12_out_V_10 and ap_sync_channel_write_layer12_out_V_1 and ap_sync_channel_write_layer12_out_V);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start <= (layer10_out_V_empty_n and layer10_out_V_9_empty_n and layer10_out_V_8_empty_n and layer10_out_V_7_empty_n and layer10_out_V_6_empty_n and layer10_out_V_5_empty_n and layer10_out_V_4_empty_n and layer10_out_V_3_empty_n and layer10_out_V_2_empty_n and layer10_out_V_23_empty_n and layer10_out_V_22_empty_n and layer10_out_V_21_empty_n and layer10_out_V_20_empty_n and layer10_out_V_1_empty_n and layer10_out_V_19_empty_n and layer10_out_V_18_empty_n and layer10_out_V_17_empty_n and layer10_out_V_16_empty_n and layer10_out_V_15_empty_n and layer10_out_V_14_empty_n and layer10_out_V_13_empty_n and layer10_out_V_12_empty_n and layer10_out_V_11_empty_n and layer10_out_V_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue <= (ap_sync_channel_write_layer18_out_V_9 and ap_sync_channel_write_layer18_out_V_8 and ap_sync_channel_write_layer18_out_V_7 and ap_sync_channel_write_layer18_out_V_6 and ap_sync_channel_write_layer18_out_V_5 and ap_sync_channel_write_layer18_out_V_4 and ap_sync_channel_write_layer18_out_V_3 and ap_sync_channel_write_layer18_out_V_2 and ap_sync_channel_write_layer18_out_V_1 and ap_sync_channel_write_layer18_out_V);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start <= (layer17_out_V_empty_n and layer17_out_V_9_empty_n and layer17_out_V_8_empty_n and layer17_out_V_7_empty_n and layer17_out_V_6_empty_n and layer17_out_V_5_empty_n and layer17_out_V_4_empty_n and layer17_out_V_3_empty_n and layer17_out_V_2_empty_n and layer17_out_V_1_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue <= (ap_sync_channel_write_layer22_out_V_9 and ap_sync_channel_write_layer22_out_V_8 and ap_sync_channel_write_layer22_out_V_7 and ap_sync_channel_write_layer22_out_V_6 and ap_sync_channel_write_layer22_out_V_5 and ap_sync_channel_write_layer22_out_V_4 and ap_sync_channel_write_layer22_out_V_3 and ap_sync_channel_write_layer22_out_V_2 and ap_sync_channel_write_layer22_out_V_15 and ap_sync_channel_write_layer22_out_V_14 and ap_sync_channel_write_layer22_out_V_13 and ap_sync_channel_write_layer22_out_V_12 and ap_sync_channel_write_layer22_out_V_11 and ap_sync_channel_write_layer22_out_V_10 and ap_sync_channel_write_layer22_out_V_1 and ap_sync_channel_write_layer22_out_V);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start <= (layer21_out_V_empty_n and layer21_out_V_9_empty_n and layer21_out_V_8_empty_n and layer21_out_V_7_empty_n and layer21_out_V_6_empty_n and layer21_out_V_5_empty_n and layer21_out_V_4_empty_n and layer21_out_V_3_empty_n and layer21_out_V_2_empty_n and layer21_out_V_1_empty_n and layer21_out_V_15_empty_n and layer21_out_V_14_empty_n and layer21_out_V_13_empty_n and layer21_out_V_12_empty_n and layer21_out_V_11_empty_n and layer21_out_V_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue <= (ap_sync_channel_write_layer4_out_V_9 and ap_sync_channel_write_layer4_out_V_8 and ap_sync_channel_write_layer4_out_V_7 and ap_sync_channel_write_layer4_out_V_63 and ap_sync_channel_write_layer4_out_V_62 and ap_sync_channel_write_layer4_out_V_61 and ap_sync_channel_write_layer4_out_V_60 and ap_sync_channel_write_layer4_out_V_6 and ap_sync_channel_write_layer4_out_V_59 and ap_sync_channel_write_layer4_out_V_58 and ap_sync_channel_write_layer4_out_V_57 and ap_sync_channel_write_layer4_out_V_56 and ap_sync_channel_write_layer4_out_V_55 and ap_sync_channel_write_layer4_out_V_54 and ap_sync_channel_write_layer4_out_V_53 and ap_sync_channel_write_layer4_out_V_52 and ap_sync_channel_write_layer4_out_V_51 and ap_sync_channel_write_layer4_out_V_50 and ap_sync_channel_write_layer4_out_V_5 and ap_sync_channel_write_layer4_out_V_49 and ap_sync_channel_write_layer4_out_V_48 and ap_sync_channel_write_layer4_out_V_47 and ap_sync_channel_write_layer4_out_V_46 and ap_sync_channel_write_layer4_out_V_45 and ap_sync_channel_write_layer4_out_V_44 and ap_sync_channel_write_layer4_out_V_43 and ap_sync_channel_write_layer4_out_V_42 and ap_sync_channel_write_layer4_out_V_41 and ap_sync_channel_write_layer4_out_V_40 and ap_sync_channel_write_layer4_out_V_4 and ap_sync_channel_write_layer4_out_V_39 and ap_sync_channel_write_layer4_out_V_38 and ap_sync_channel_write_layer4_out_V_37 and ap_sync_channel_write_layer4_out_V_36 and ap_sync_channel_write_layer4_out_V_35 and ap_sync_channel_write_layer4_out_V_34 and ap_sync_channel_write_layer4_out_V_33 and ap_sync_channel_write_layer4_out_V_32 and ap_sync_channel_write_layer4_out_V_31 and ap_sync_channel_write_layer4_out_V_30 and ap_sync_channel_write_layer4_out_V_3 and ap_sync_channel_write_layer4_out_V_29 and ap_sync_channel_write_layer4_out_V_28 and ap_sync_channel_write_layer4_out_V_27 and ap_sync_channel_write_layer4_out_V_26 and ap_sync_channel_write_layer4_out_V_25 and ap_sync_channel_write_layer4_out_V_24 and ap_sync_channel_write_layer4_out_V_23 and ap_sync_channel_write_layer4_out_V_22 and ap_sync_channel_write_layer4_out_V_21 and ap_sync_channel_write_layer4_out_V_20 and ap_sync_channel_write_layer4_out_V_2 and ap_sync_channel_write_layer4_out_V_19 and ap_sync_channel_write_layer4_out_V_18 and ap_sync_channel_write_layer4_out_V_17 and ap_sync_channel_write_layer4_out_V_16 and ap_sync_channel_write_layer4_out_V_15 and ap_sync_channel_write_layer4_out_V_14 and ap_sync_channel_write_layer4_out_V_13 and ap_sync_channel_write_layer4_out_V_12 and ap_sync_channel_write_layer4_out_V_11 and ap_sync_channel_write_layer4_out_V_10 and ap_sync_channel_write_layer4_out_V_1 and ap_sync_channel_write_layer4_out_V);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start <= (layer2_out_V_empty_n and layer2_out_V_9_empty_n and layer2_out_V_8_empty_n and layer2_out_V_7_empty_n and layer2_out_V_6_empty_n and layer2_out_V_63_empty_n and layer2_out_V_62_empty_n and layer2_out_V_61_empty_n and layer2_out_V_60_empty_n and layer2_out_V_5_empty_n and layer2_out_V_59_empty_n and layer2_out_V_58_empty_n and layer2_out_V_57_empty_n and layer2_out_V_56_empty_n and layer2_out_V_55_empty_n and layer2_out_V_54_empty_n and layer2_out_V_53_empty_n and layer2_out_V_52_empty_n and layer2_out_V_51_empty_n and layer2_out_V_50_empty_n and layer2_out_V_4_empty_n and layer2_out_V_49_empty_n and layer2_out_V_48_empty_n and layer2_out_V_47_empty_n and layer2_out_V_46_empty_n and layer2_out_V_45_empty_n and layer2_out_V_44_empty_n and layer2_out_V_43_empty_n and layer2_out_V_42_empty_n and layer2_out_V_41_empty_n and layer2_out_V_40_empty_n and layer2_out_V_3_empty_n and layer2_out_V_39_empty_n and layer2_out_V_38_empty_n and layer2_out_V_37_empty_n and layer2_out_V_36_empty_n and layer2_out_V_35_empty_n and layer2_out_V_34_empty_n and layer2_out_V_33_empty_n and layer2_out_V_32_empty_n and layer2_out_V_31_empty_n and layer2_out_V_30_empty_n and layer2_out_V_2_empty_n and layer2_out_V_29_empty_n and layer2_out_V_28_empty_n and layer2_out_V_27_empty_n and layer2_out_V_26_empty_n and layer2_out_V_25_empty_n and layer2_out_V_24_empty_n and layer2_out_V_23_empty_n and layer2_out_V_22_empty_n and layer2_out_V_21_empty_n and layer2_out_V_20_empty_n and layer2_out_V_1_empty_n and layer2_out_V_19_empty_n and layer2_out_V_18_empty_n and layer2_out_V_17_empty_n and layer2_out_V_16_empty_n and layer2_out_V_15_empty_n and layer2_out_V_14_empty_n and layer2_out_V_13_empty_n and layer2_out_V_12_empty_n and layer2_out_V_11_empty_n and layer2_out_V_10_empty_n);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue <= (ap_sync_channel_write_layer8_out_V_9 and ap_sync_channel_write_layer8_out_V_8 and ap_sync_channel_write_layer8_out_V_7 and ap_sync_channel_write_layer8_out_V_6 and ap_sync_channel_write_layer8_out_V_5 and ap_sync_channel_write_layer8_out_V_4 and ap_sync_channel_write_layer8_out_V_31 and ap_sync_channel_write_layer8_out_V_30 and ap_sync_channel_write_layer8_out_V_3 and ap_sync_channel_write_layer8_out_V_29 and ap_sync_channel_write_layer8_out_V_28 and ap_sync_channel_write_layer8_out_V_27 and ap_sync_channel_write_layer8_out_V_26 and ap_sync_channel_write_layer8_out_V_25 and ap_sync_channel_write_layer8_out_V_24 and ap_sync_channel_write_layer8_out_V_23 and ap_sync_channel_write_layer8_out_V_22 and ap_sync_channel_write_layer8_out_V_21 and ap_sync_channel_write_layer8_out_V_20 and ap_sync_channel_write_layer8_out_V_2 and ap_sync_channel_write_layer8_out_V_19 and ap_sync_channel_write_layer8_out_V_18 and ap_sync_channel_write_layer8_out_V_17 and ap_sync_channel_write_layer8_out_V_16 and ap_sync_channel_write_layer8_out_V_15 and ap_sync_channel_write_layer8_out_V_14 and ap_sync_channel_write_layer8_out_V_13 and ap_sync_channel_write_layer8_out_V_12 and ap_sync_channel_write_layer8_out_V_11 and ap_sync_channel_write_layer8_out_V_10 and ap_sync_channel_write_layer8_out_V_1 and ap_sync_channel_write_layer8_out_V);
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start <= (layer6_out_V_empty_n and layer6_out_V_9_empty_n and layer6_out_V_8_empty_n and layer6_out_V_7_empty_n and layer6_out_V_6_empty_n and layer6_out_V_5_empty_n and layer6_out_V_4_empty_n and layer6_out_V_3_empty_n and layer6_out_V_31_empty_n and layer6_out_V_30_empty_n and layer6_out_V_2_empty_n and layer6_out_V_29_empty_n and layer6_out_V_28_empty_n and layer6_out_V_27_empty_n and layer6_out_V_26_empty_n and layer6_out_V_25_empty_n and layer6_out_V_24_empty_n and layer6_out_V_23_empty_n and layer6_out_V_22_empty_n and layer6_out_V_21_empty_n and layer6_out_V_20_empty_n and layer6_out_V_1_empty_n and layer6_out_V_19_empty_n and layer6_out_V_18_empty_n and layer6_out_V_17_empty_n and layer6_out_V_16_empty_n and layer6_out_V_15_empty_n and layer6_out_V_14_empty_n and layer6_out_V_13_empty_n and layer6_out_V_12_empty_n and layer6_out_V_11_empty_n and layer6_out_V_10_empty_n);
end behav;
