{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543024053452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543024053457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 19:47:33 2018 " "Processing started: Fri Nov 23 19:47:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543024053457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543024053457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACL_Test -c ACL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACL_Test -c ACL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543024053457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543024054284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543024054284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TLS_Machine_Mk2.bdf " "Can't analyze file -- file TLS_Machine_Mk2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543024061972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ACL " "Found entity 1: mux_ACL" {  } { { "mux_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/mux_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543024062035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_test.bdf 1 1 " "Using design file acl_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Test " "Found entity 1: ACL_Test" {  } { { "acl_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024062364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACL_Test " "Elaborating entity \"ACL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543024062364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024062489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine:inst2 " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine:inst2\"" {  } { { "acl_test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_test.bdf" { { 288 -344 -72 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024062505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024062739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs\"" {  } { { "acl_machine.bdf" "ddfgs" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_machine.bdf" { { 392 488 696 488 "ddfgs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024062739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024062833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs\|Output_Logic_Mod5_Counter_ACL:inst9 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs\|Output_Logic_Mod5_Counter_ACL:inst9\"" {  } { { "mod5_counter_acl.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024062833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024062927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024062927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine:inst2\|Mod5_Counter_ACL:ddfgs\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024062927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_combiner_acl.v 1 1 " "Using design file bus_combiner_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Combiner_ACL " "Found entity 1: Bus_Combiner_ACL" {  } { { "bus_combiner_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/bus_combiner_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024063020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024063020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Combiner_ACL ACL_Machine:inst2\|Bus_Combiner_ACL:inst " "Elaborating entity \"Bus_Combiner_ACL\" for hierarchy \"ACL_Machine:inst2\|Bus_Combiner_ACL:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_machine.bdf" { { 376 808 960 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024063020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "change_lane_acl.v 1 1 " "Using design file change_lane_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Change_Lane_ACL " "Found entity 1: Change_Lane_ACL" {  } { { "change_lane_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/change_lane_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024063130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024063130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Change_Lane_ACL ACL_Machine:inst2\|Change_Lane_ACL:inst2 " "Elaborating entity \"Change_Lane_ACL\" for hierarchy \"ACL_Machine:inst2\|Change_Lane_ACL:inst2\"" {  } { { "acl_machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_machine.bdf" { { 376 1008 1168 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024063130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ACL ACL_Machine:inst2\|mux_ACL:inst3 " "Elaborating entity \"mux_ACL\" for hierarchy \"ACL_Machine:inst2\|mux_ACL:inst3\"" {  } { { "acl_machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_machine.bdf" { { 256 808 960 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024063161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_tls.v 1 1 " "Using design file priority_encoder_4to2_tls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLS " "Found entity 1: Priority_Encoder_4to2_TLS" {  } { { "priority_encoder_4to2_tls.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/priority_encoder_4to2_tls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024063349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024063349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLS Priority_Encoder_4to2_TLS:inst4 " "Elaborating entity \"Priority_Encoder_4to2_TLS\" for hierarchy \"Priority_Encoder_4to2_TLS:inst4\"" {  } { { "acl_test.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_test.bdf" { { 240 -520 -368 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024063349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543024063458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543024063458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 Decoder_2to4:inst8 " "Elaborating entity \"Decoder_2to4\" for hierarchy \"Decoder_2to4:inst8\"" {  } { { "acl_test.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_test.bdf" { { 168 -144 8 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024063458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543024064646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543024065819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543024065819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "acl_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Test/acl_test.bdf" { { 264 -688 -520 280 "Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543024066366 "|ACL_Test|Select[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543024066366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543024066366 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543024066366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543024066366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543024066366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543024066601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 19:47:46 2018 " "Processing ended: Fri Nov 23 19:47:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543024066601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543024066601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543024066601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543024066601 ""}
