WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 250157 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 250157 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 07 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 1039413 cumulative IPC: 0.9621 (Simulation time: 00 hr 00 min 17 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 1039413 cumulative IPC: 0.9621 (Simulation time: 00 hr 00 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9621 instructions: 1000002 cycles: 1039413
CPU 0 Branch Prediction Accuracy: 90.57% MPKI: 23.9 Average ROB Occupancy at Mispredict: 19.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004
BRANCH_INDIRECT: 0.678
BRANCH_CONDITIONAL: 17.8
BRANCH_DIRECT_CALL: 0.17
BRANCH_INDIRECT_CALL: 0.927
BRANCH_RETURN: 4.34

LLC TOTAL        ACCESS:       5676 HIT:       2325 MISS:       3351
LLC LOAD         ACCESS:        817 HIT:         34 MISS:        783
LLC RFO          ACCESS:       2128 HIT:          0 MISS:       2128
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2279 HIT:       2279 MISS:          0
LLC TRANSLATION  ACCESS:        452 HIT:         12 MISS:        440
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 212.5 cycles
cpu0_DTLB TOTAL        ACCESS:     308075 HIT:     292940 MISS:      15135
cpu0_DTLB LOAD         ACCESS:     308075 HIT:     292940 MISS:      15135
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.77 cycles
cpu0_ITLB TOTAL        ACCESS:      93329 HIT:      89143 MISS:       4186
cpu0_ITLB LOAD         ACCESS:      93329 HIT:      89143 MISS:       4186
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.107 cycles
cpu0_L1D TOTAL        ACCESS:     387080 HIT:     365453 MISS:      21627
cpu0_L1D LOAD         ACCESS:     223824 HIT:     213201 MISS:      10623
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     162535 HIT:     152217 MISS:      10318
cpu0_L1D TRANSLATION  ACCESS:        721 HIT:         35 MISS:        686
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.07 cycles
cpu0_L1I TOTAL        ACCESS:     102245 HIT:      99957 MISS:       2288
cpu0_L1I LOAD         ACCESS:     102245 HIT:      99957 MISS:       2288
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.201 cycles
cpu0_L2C TOTAL        ACCESS:      13465 HIT:      10059 MISS:       3406
cpu0_L2C LOAD         ACCESS:       7391 HIT:       6574 MISS:        817
cpu0_L2C RFO          ACCESS:       2262 HIT:        134 MISS:       2128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3128 HIT:       3119 MISS:          9
cpu0_L2C TRANSLATION  ACCESS:        684 HIT:        232 MISS:        452
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 230 cycles
cpu0_STLB TOTAL        ACCESS:      10930 HIT:      10487 MISS:        443
cpu0_STLB LOAD         ACCESS:      10930 HIT:      10487 MISS:        443
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 556.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1286
  ROW_BUFFER_MISS:       2064
 AVG DBUS CONGESTED CYCLE: 3.909
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
