image: markussh/bsv_riscv-gcc:latest

variables:
  XILINX_VIVADO: "/opt/cad/xilinx/vitis/Vivado/2020.2"
  XILINX_LICENSE_FILE: "/opt/cad/keys/xilinx"

stages:
  - deps
  - test

before_script:
  # Vivado
  - export PATH="${XILINX_VIVADO}/bin:${PATH}:/opt/bsc/bin"
  - export LC_ALL=C
  - export PATH="/opt/cad/mentor/questa/latest/questasim/bin/:${PATH}"
  - export MGLS_LICENSE_FILE=/opt/cad/keys/mentor
  - yum -y install git make wget bzip2 redhat-lsb-core gcc libX11 libXext libXft python3


deps:
  stage: deps
  script:

  # BSV tools
  - pushd tests/project
  - /opt/bsvtools/bsvAdd.py
  - mkdir -p libraries/
  - pushd libraries
  - git clone https://github.com/esa-tu-darmstadt/BlueLib.git
  - popd
  - popd
  
  artifacts:
    paths:
      - tests/project/.bsv_tools
      - tests/project/libraries/BlueLib

test_sram22:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py --sram22 ../../../sram22/test_instances
  - popd
  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=8 | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=8 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=6 DW=64 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=6 DW=64 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=32 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=32 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=6 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=2 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=2 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=8 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=8 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=SRAM22 AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log
  
  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_openram:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py ../../../openram/test_instances
  - popd
  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=10 DW=8 P_R=1 P_W=1 P_RW=0 STRB=0 TEST_W=1 TEST_R=1  | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=10 DW=8 P_R=1 P_W=1 P_RW=0 STRB=0 TEST_W=1 TEST_R=1 | tee -a log
  
  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=4 DW=8 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=4 DW=8 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=0 TEST_R=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=OPENRAM AW=4 DW=8 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=OPENRAM AW=4 DW=8 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_BRAMDP:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py ../../../openram/test_instances
  - popd
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMDP AW=10 DW=8 P_R=1 P_W=1 P_RW=0 STRB=0 TEST_W=1 TEST_R=1 | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMDP AW=10 DW=8 P_R=1 P_W=1 P_RW=0 STRB=0 TEST_W=1 TEST_R=1 | tee -a log
  
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMDP AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMDP AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=0 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_BRAMSP:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py ../../../openram/test_instances
  - popd
  
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMSP AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=0 | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMSP AW=5 DW=9 P_R=0 P_W=0 P_RW=1 STRB=0 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_BRAMDPBE:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py ../../../openram/test_instances
  - popd
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMDPBE AW=10 DW=32 P_R=1 P_W=1 P_RW=0 STRB=4 TEST_W=1 TEST_R=1 | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMDPBE AW=10 DW=32 P_R=1 P_W=1 P_RW=0 STRB=4 TEST_W=1 TEST_R=1 | tee -a log
  
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMDPBE AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMDPBE AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_BRAMSPBE:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py ../../../openram/test_instances
  - popd
  
  - make SIM_TYPE=VERILOG GUARD=0 RAM=BRAMSPBE AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=BRAMSPBE AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd

test_dffram:
  stage: test
  script:

  - pushd tests/project
  - mkdir -p libraries/bluesram/
  - cp ../../* libraries/bluesram/ -r || true
  - pushd libraries/bluesram
  - python3 create_wrappers_sky130.py --dffram ../../../dffram
  - popd
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log

  
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=0 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=0 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=0 | tee -a log



  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=11 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=10 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=5 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=0 RAM=DFFRAM AW=4 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log

  
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=11 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=10 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=9 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=8 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=7 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=8 P_R=1 P_W=0 P_RW=1 STRB=1 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=16 P_R=1 P_W=0 P_RW=1 STRB=2 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=24 P_R=1 P_W=0 P_RW=1 STRB=3 TEST_R=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=5 DW=32 P_R=1 P_W=0 P_RW=1 STRB=4 TEST_R=1 LATCHED=1 | tee -a log

  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=8 P_R=0 P_W=0 P_RW=1 STRB=1 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=16 P_R=0 P_W=0 P_RW=1 STRB=2 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=24 P_R=0 P_W=0 P_RW=1 STRB=3 LATCHED=1 | tee -a log
  - make SIM_TYPE=VERILOG GUARD=1 RAM=DFFRAM AW=4 DW=32 P_R=0 P_W=0 P_RW=1 STRB=4 LATCHED=1 | tee -a log

  - "if grep -i 'resp:          x' log; then exit 1; fi"
  - popd
