
*** Running vivado
    with args -log system_signal_split_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_signal_split_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_signal_split_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/BenMillward/Desktop/Complete_setup/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_folder/Xilinix/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.cache/ip 
Command: synth_design -top system_signal_split_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_signal_split_0_1' [c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.gen/sources_1/bd/system/ip/system_signal_split_0_1/synth/system_signal_split_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'signal_split' [C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.srcs/sources_1/new/Signal_Split.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_split' (0#1) [C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.srcs/sources_1/new/Signal_Split.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_signal_split_0_1' (0#1) [c:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.gen/sources_1/bd/system/ip/system_signal_split_0_1/synth/system_signal_split_0_1.v:53]
WARNING: [Synth 8-3848] Net M_AXIS_PORT3_tdata in module/entity signal_split does not have driver. [C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.srcs/sources_1/new/Signal_Split.v:39]
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[31] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[30] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[29] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[28] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[27] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[26] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[25] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[24] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[23] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[22] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[21] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[20] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[19] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[18] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[17] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[16] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[15] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[14] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[13] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[12] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[11] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[10] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[9] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[8] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[7] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[6] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[5] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[4] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[3] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[2] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[1] in module signal_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[0] in module signal_split is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design system_signal_split_0_1 has an empty top module
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[31] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[30] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[29] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[28] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[27] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[26] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[25] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[24] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[23] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[22] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[21] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[20] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[19] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[18] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[17] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[16] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[15] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[14] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[13] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[12] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[11] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[10] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[9] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[8] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[7] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[6] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[5] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[4] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[3] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[2] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[1] in module system_signal_split_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_PORT3_tdata[0] in module system_signal_split_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1282.113 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b76f63d2
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1282.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.runs/system_signal_split_0_1_synth_1/system_signal_split_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_signal_split_0_1, cache-ID = f3c6fc1d74851c71
INFO: [Common 17-1381] The checkpoint 'C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_HOLD_VOLTS/PID_HOLD_VOLTS.runs/system_signal_split_0_1_synth_1/system_signal_split_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_signal_split_0_1_utilization_synth.rpt -pb system_signal_split_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 11:30:30 2023...
