// Seed: 2704206953
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri1 id_2;
  inout wire id_1;
  assign id_2 = (-1);
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_2 = 0;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_5 - -1 or posedge id_9[id_3]) #1;
endmodule
