AMBA APB Bus Design using verilog HDL
Design Consist 1 MASTER and 2 slaves
