.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* up */
.set up__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set up__0__MASK, 0x10
.set up__0__PC, CYREG_PRT3_PC4
.set up__0__PORT, 3
.set up__0__SHIFT, 4
.set up__AG, CYREG_PRT3_AG
.set up__AMUX, CYREG_PRT3_AMUX
.set up__BIE, CYREG_PRT3_BIE
.set up__BIT_MASK, CYREG_PRT3_BIT_MASK
.set up__BYP, CYREG_PRT3_BYP
.set up__CTL, CYREG_PRT3_CTL
.set up__DM0, CYREG_PRT3_DM0
.set up__DM1, CYREG_PRT3_DM1
.set up__DM2, CYREG_PRT3_DM2
.set up__DR, CYREG_PRT3_DR
.set up__INP_DIS, CYREG_PRT3_INP_DIS
.set up__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set up__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set up__LCD_EN, CYREG_PRT3_LCD_EN
.set up__MASK, 0x10
.set up__PORT, 3
.set up__PRT, CYREG_PRT3_PRT
.set up__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set up__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set up__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set up__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set up__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set up__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set up__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set up__PS, CYREG_PRT3_PS
.set up__SHIFT, 4
.set up__SLW, CYREG_PRT3_SLW

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x01
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x02
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x02

/* DAC_viDAC8 */
.set DAC_viDAC8__CR0, CYREG_DAC0_CR0
.set DAC_viDAC8__CR1, CYREG_DAC0_CR1
.set DAC_viDAC8__D, CYREG_DAC0_D
.set DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_viDAC8__PM_ACT_MSK, 0x01
.set DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_viDAC8__PM_STBY_MSK, 0x01
.set DAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set DAC_viDAC8__SW0, CYREG_DAC0_SW0
.set DAC_viDAC8__SW2, CYREG_DAC0_SW2
.set DAC_viDAC8__SW3, CYREG_DAC0_SW3
.set DAC_viDAC8__SW4, CYREG_DAC0_SW4
.set DAC_viDAC8__TR, CYREG_DAC0_TR
.set DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set DAC_viDAC8__TST, CYREG_DAC0_TST

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* clk */
.set clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set clk__CFG2_SRC_SEL_MASK, 0x07
.set clk__INDEX, 0x00
.set clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clk__PM_ACT_MSK, 0x01
.set clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clk__PM_STBY_MSK, 0x01

/* drv */
.set drv__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set drv__0__MASK, 0x80
.set drv__0__PC, CYREG_PRT12_PC7
.set drv__0__PORT, 12
.set drv__0__SHIFT, 7
.set drv__AG, CYREG_PRT12_AG
.set drv__BIE, CYREG_PRT12_BIE
.set drv__BIT_MASK, CYREG_PRT12_BIT_MASK
.set drv__BYP, CYREG_PRT12_BYP
.set drv__DM0, CYREG_PRT12_DM0
.set drv__DM1, CYREG_PRT12_DM1
.set drv__DM2, CYREG_PRT12_DM2
.set drv__DR, CYREG_PRT12_DR
.set drv__INP_DIS, CYREG_PRT12_INP_DIS
.set drv__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set drv__MASK, 0x80
.set drv__PORT, 12
.set drv__PRT, CYREG_PRT12_PRT
.set drv__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set drv__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set drv__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set drv__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set drv__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set drv__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set drv__PS, CYREG_PRT12_PS
.set drv__SHIFT, 7
.set drv__SIO_CFG, CYREG_PRT12_SIO_CFG
.set drv__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set drv__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set drv__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set drv__SLW, CYREG_PRT12_SLW

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x02
.set isr__INTC_NUMBER, 1
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DMA1 */
.set DMA1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA1__DRQ_NUMBER, 0
.set DMA1__NUMBEROF_TDS, 0
.set DMA1__PRIORITY, 2
.set DMA1__TERMIN_EN, 0
.set DMA1__TERMIN_SEL, 0
.set DMA1__TERMOUT0_EN, 1
.set DMA1__TERMOUT0_SEL, 0
.set DMA1__TERMOUT1_EN, 0
.set DMA1__TERMOUT1_SEL, 0

/* DMA2 */
.set DMA2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA2__DRQ_NUMBER, 1
.set DMA2__NUMBEROF_TDS, 0
.set DMA2__PRIORITY, 2
.set DMA2__TERMIN_EN, 0
.set DMA2__TERMIN_SEL, 0
.set DMA2__TERMOUT0_EN, 0
.set DMA2__TERMOUT0_SEL, 0
.set DMA2__TERMOUT1_EN, 0
.set DMA2__TERMOUT1_SEL, 0

/* down */
.set down__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set down__0__MASK, 0x20
.set down__0__PC, CYREG_PRT3_PC5
.set down__0__PORT, 3
.set down__0__SHIFT, 5
.set down__AG, CYREG_PRT3_AG
.set down__AMUX, CYREG_PRT3_AMUX
.set down__BIE, CYREG_PRT3_BIE
.set down__BIT_MASK, CYREG_PRT3_BIT_MASK
.set down__BYP, CYREG_PRT3_BYP
.set down__CTL, CYREG_PRT3_CTL
.set down__DM0, CYREG_PRT3_DM0
.set down__DM1, CYREG_PRT3_DM1
.set down__DM2, CYREG_PRT3_DM2
.set down__DR, CYREG_PRT3_DR
.set down__INP_DIS, CYREG_PRT3_INP_DIS
.set down__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set down__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set down__LCD_EN, CYREG_PRT3_LCD_EN
.set down__MASK, 0x20
.set down__PORT, 3
.set down__PRT, CYREG_PRT3_PRT
.set down__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set down__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set down__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set down__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set down__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set down__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set down__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set down__PS, CYREG_PRT3_PS
.set down__SHIFT, 5
.set down__SLW, CYREG_PRT3_SLW

/* mode */
.set mode__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set mode__0__MASK, 0x08
.set mode__0__PC, CYREG_PRT3_PC3
.set mode__0__PORT, 3
.set mode__0__SHIFT, 3
.set mode__AG, CYREG_PRT3_AG
.set mode__AMUX, CYREG_PRT3_AMUX
.set mode__BIE, CYREG_PRT3_BIE
.set mode__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mode__BYP, CYREG_PRT3_BYP
.set mode__CTL, CYREG_PRT3_CTL
.set mode__DM0, CYREG_PRT3_DM0
.set mode__DM1, CYREG_PRT3_DM1
.set mode__DM2, CYREG_PRT3_DM2
.set mode__DR, CYREG_PRT3_DR
.set mode__INP_DIS, CYREG_PRT3_INP_DIS
.set mode__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mode__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mode__LCD_EN, CYREG_PRT3_LCD_EN
.set mode__MASK, 0x08
.set mode__PORT, 3
.set mode__PRT, CYREG_PRT3_PRT
.set mode__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mode__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mode__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mode__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mode__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mode__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mode__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mode__PS, CYREG_PRT3_PS
.set mode__SHIFT, 3
.set mode__SLW, CYREG_PRT3_SLW

/* seg0 */
.set seg0__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set seg0__0__MASK, 0x20
.set seg0__0__PC, CYREG_PRT12_PC5
.set seg0__0__PORT, 12
.set seg0__0__SHIFT, 5
.set seg0__AG, CYREG_PRT12_AG
.set seg0__BIE, CYREG_PRT12_BIE
.set seg0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set seg0__BYP, CYREG_PRT12_BYP
.set seg0__DM0, CYREG_PRT12_DM0
.set seg0__DM1, CYREG_PRT12_DM1
.set seg0__DM2, CYREG_PRT12_DM2
.set seg0__DR, CYREG_PRT12_DR
.set seg0__INP_DIS, CYREG_PRT12_INP_DIS
.set seg0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set seg0__MASK, 0x20
.set seg0__PORT, 12
.set seg0__PRT, CYREG_PRT12_PRT
.set seg0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set seg0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set seg0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set seg0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set seg0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set seg0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set seg0__PS, CYREG_PRT12_PS
.set seg0__SHIFT, 5
.set seg0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set seg0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set seg0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set seg0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set seg0__SLW, CYREG_PRT12_SLW

/* seg1 */
.set seg1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set seg1__0__MASK, 0x10
.set seg1__0__PC, CYREG_PRT12_PC4
.set seg1__0__PORT, 12
.set seg1__0__SHIFT, 4
.set seg1__AG, CYREG_PRT12_AG
.set seg1__BIE, CYREG_PRT12_BIE
.set seg1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set seg1__BYP, CYREG_PRT12_BYP
.set seg1__DM0, CYREG_PRT12_DM0
.set seg1__DM1, CYREG_PRT12_DM1
.set seg1__DM2, CYREG_PRT12_DM2
.set seg1__DR, CYREG_PRT12_DR
.set seg1__INP_DIS, CYREG_PRT12_INP_DIS
.set seg1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set seg1__MASK, 0x10
.set seg1__PORT, 12
.set seg1__PRT, CYREG_PRT12_PRT
.set seg1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set seg1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set seg1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set seg1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set seg1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set seg1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set seg1__PS, CYREG_PRT12_PS
.set seg1__SHIFT, 4
.set seg1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set seg1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set seg1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set seg1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set seg1__SLW, CYREG_PRT12_SLW

/* seg2 */
.set seg2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set seg2__0__MASK, 0x80
.set seg2__0__PC, CYREG_PRT2_PC7
.set seg2__0__PORT, 2
.set seg2__0__SHIFT, 7
.set seg2__AG, CYREG_PRT2_AG
.set seg2__AMUX, CYREG_PRT2_AMUX
.set seg2__BIE, CYREG_PRT2_BIE
.set seg2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg2__BYP, CYREG_PRT2_BYP
.set seg2__CTL, CYREG_PRT2_CTL
.set seg2__DM0, CYREG_PRT2_DM0
.set seg2__DM1, CYREG_PRT2_DM1
.set seg2__DM2, CYREG_PRT2_DM2
.set seg2__DR, CYREG_PRT2_DR
.set seg2__INP_DIS, CYREG_PRT2_INP_DIS
.set seg2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg2__LCD_EN, CYREG_PRT2_LCD_EN
.set seg2__MASK, 0x80
.set seg2__PORT, 2
.set seg2__PRT, CYREG_PRT2_PRT
.set seg2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg2__PS, CYREG_PRT2_PS
.set seg2__SHIFT, 7
.set seg2__SLW, CYREG_PRT2_SLW

/* seg3 */
.set seg3__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set seg3__0__MASK, 0x40
.set seg3__0__PC, CYREG_PRT2_PC6
.set seg3__0__PORT, 2
.set seg3__0__SHIFT, 6
.set seg3__AG, CYREG_PRT2_AG
.set seg3__AMUX, CYREG_PRT2_AMUX
.set seg3__BIE, CYREG_PRT2_BIE
.set seg3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg3__BYP, CYREG_PRT2_BYP
.set seg3__CTL, CYREG_PRT2_CTL
.set seg3__DM0, CYREG_PRT2_DM0
.set seg3__DM1, CYREG_PRT2_DM1
.set seg3__DM2, CYREG_PRT2_DM2
.set seg3__DR, CYREG_PRT2_DR
.set seg3__INP_DIS, CYREG_PRT2_INP_DIS
.set seg3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg3__LCD_EN, CYREG_PRT2_LCD_EN
.set seg3__MASK, 0x40
.set seg3__PORT, 2
.set seg3__PRT, CYREG_PRT2_PRT
.set seg3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg3__PS, CYREG_PRT2_PS
.set seg3__SHIFT, 6
.set seg3__SLW, CYREG_PRT2_SLW

/* seg4 */
.set seg4__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set seg4__0__MASK, 0x10
.set seg4__0__PC, CYREG_PRT2_PC4
.set seg4__0__PORT, 2
.set seg4__0__SHIFT, 4
.set seg4__AG, CYREG_PRT2_AG
.set seg4__AMUX, CYREG_PRT2_AMUX
.set seg4__BIE, CYREG_PRT2_BIE
.set seg4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg4__BYP, CYREG_PRT2_BYP
.set seg4__CTL, CYREG_PRT2_CTL
.set seg4__DM0, CYREG_PRT2_DM0
.set seg4__DM1, CYREG_PRT2_DM1
.set seg4__DM2, CYREG_PRT2_DM2
.set seg4__DR, CYREG_PRT2_DR
.set seg4__INP_DIS, CYREG_PRT2_INP_DIS
.set seg4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg4__LCD_EN, CYREG_PRT2_LCD_EN
.set seg4__MASK, 0x10
.set seg4__PORT, 2
.set seg4__PRT, CYREG_PRT2_PRT
.set seg4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg4__PS, CYREG_PRT2_PS
.set seg4__SHIFT, 4
.set seg4__SLW, CYREG_PRT2_SLW

/* seg5 */
.set seg5__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set seg5__0__MASK, 0x08
.set seg5__0__PC, CYREG_PRT2_PC3
.set seg5__0__PORT, 2
.set seg5__0__SHIFT, 3
.set seg5__AG, CYREG_PRT2_AG
.set seg5__AMUX, CYREG_PRT2_AMUX
.set seg5__BIE, CYREG_PRT2_BIE
.set seg5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg5__BYP, CYREG_PRT2_BYP
.set seg5__CTL, CYREG_PRT2_CTL
.set seg5__DM0, CYREG_PRT2_DM0
.set seg5__DM1, CYREG_PRT2_DM1
.set seg5__DM2, CYREG_PRT2_DM2
.set seg5__DR, CYREG_PRT2_DR
.set seg5__INP_DIS, CYREG_PRT2_INP_DIS
.set seg5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg5__LCD_EN, CYREG_PRT2_LCD_EN
.set seg5__MASK, 0x08
.set seg5__PORT, 2
.set seg5__PRT, CYREG_PRT2_PRT
.set seg5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg5__PS, CYREG_PRT2_PS
.set seg5__SHIFT, 3
.set seg5__SLW, CYREG_PRT2_SLW

/* seg6 */
.set seg6__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set seg6__0__MASK, 0x04
.set seg6__0__PC, CYREG_PRT2_PC2
.set seg6__0__PORT, 2
.set seg6__0__SHIFT, 2
.set seg6__AG, CYREG_PRT2_AG
.set seg6__AMUX, CYREG_PRT2_AMUX
.set seg6__BIE, CYREG_PRT2_BIE
.set seg6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg6__BYP, CYREG_PRT2_BYP
.set seg6__CTL, CYREG_PRT2_CTL
.set seg6__DM0, CYREG_PRT2_DM0
.set seg6__DM1, CYREG_PRT2_DM1
.set seg6__DM2, CYREG_PRT2_DM2
.set seg6__DR, CYREG_PRT2_DR
.set seg6__INP_DIS, CYREG_PRT2_INP_DIS
.set seg6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg6__LCD_EN, CYREG_PRT2_LCD_EN
.set seg6__MASK, 0x04
.set seg6__PORT, 2
.set seg6__PRT, CYREG_PRT2_PRT
.set seg6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg6__PS, CYREG_PRT2_PS
.set seg6__SHIFT, 2
.set seg6__SLW, CYREG_PRT2_SLW

/* seg7 */
.set seg7__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set seg7__0__MASK, 0x02
.set seg7__0__PC, CYREG_PRT2_PC1
.set seg7__0__PORT, 2
.set seg7__0__SHIFT, 1
.set seg7__AG, CYREG_PRT2_AG
.set seg7__AMUX, CYREG_PRT2_AMUX
.set seg7__BIE, CYREG_PRT2_BIE
.set seg7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set seg7__BYP, CYREG_PRT2_BYP
.set seg7__CTL, CYREG_PRT2_CTL
.set seg7__DM0, CYREG_PRT2_DM0
.set seg7__DM1, CYREG_PRT2_DM1
.set seg7__DM2, CYREG_PRT2_DM2
.set seg7__DR, CYREG_PRT2_DR
.set seg7__INP_DIS, CYREG_PRT2_INP_DIS
.set seg7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set seg7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set seg7__LCD_EN, CYREG_PRT2_LCD_EN
.set seg7__MASK, 0x02
.set seg7__PORT, 2
.set seg7__PRT, CYREG_PRT2_PRT
.set seg7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set seg7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set seg7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set seg7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set seg7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set seg7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set seg7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set seg7__PS, CYREG_PRT2_PS
.set seg7__SHIFT, 1
.set seg7__SLW, CYREG_PRT2_SLW

/* vout */
.set vout__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set vout__0__MASK, 0x02
.set vout__0__PC, CYREG_PRT3_PC1
.set vout__0__PORT, 3
.set vout__0__SHIFT, 1
.set vout__AG, CYREG_PRT3_AG
.set vout__AMUX, CYREG_PRT3_AMUX
.set vout__BIE, CYREG_PRT3_BIE
.set vout__BIT_MASK, CYREG_PRT3_BIT_MASK
.set vout__BYP, CYREG_PRT3_BYP
.set vout__CTL, CYREG_PRT3_CTL
.set vout__DM0, CYREG_PRT3_DM0
.set vout__DM1, CYREG_PRT3_DM1
.set vout__DM2, CYREG_PRT3_DM2
.set vout__DR, CYREG_PRT3_DR
.set vout__INP_DIS, CYREG_PRT3_INP_DIS
.set vout__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set vout__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set vout__LCD_EN, CYREG_PRT3_LCD_EN
.set vout__MASK, 0x02
.set vout__PORT, 3
.set vout__PRT, CYREG_PRT3_PRT
.set vout__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set vout__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set vout__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set vout__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set vout__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set vout__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set vout__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set vout__PS, CYREG_PRT3_PS
.set vout__SHIFT, 1
.set vout__SLW, CYREG_PRT3_SLW

/* grid1 */
.set grid1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set grid1__0__MASK, 0x10
.set grid1__0__PC, CYREG_PRT1_PC4
.set grid1__0__PORT, 1
.set grid1__0__SHIFT, 4
.set grid1__AG, CYREG_PRT1_AG
.set grid1__AMUX, CYREG_PRT1_AMUX
.set grid1__BIE, CYREG_PRT1_BIE
.set grid1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set grid1__BYP, CYREG_PRT1_BYP
.set grid1__CTL, CYREG_PRT1_CTL
.set grid1__DM0, CYREG_PRT1_DM0
.set grid1__DM1, CYREG_PRT1_DM1
.set grid1__DM2, CYREG_PRT1_DM2
.set grid1__DR, CYREG_PRT1_DR
.set grid1__INP_DIS, CYREG_PRT1_INP_DIS
.set grid1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set grid1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set grid1__LCD_EN, CYREG_PRT1_LCD_EN
.set grid1__MASK, 0x10
.set grid1__PORT, 1
.set grid1__PRT, CYREG_PRT1_PRT
.set grid1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set grid1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set grid1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set grid1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set grid1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set grid1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set grid1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set grid1__PS, CYREG_PRT1_PS
.set grid1__SHIFT, 4
.set grid1__SLW, CYREG_PRT1_SLW

/* grid2 */
.set grid2__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set grid2__0__MASK, 0x08
.set grid2__0__PC, CYREG_PRT1_PC3
.set grid2__0__PORT, 1
.set grid2__0__SHIFT, 3
.set grid2__AG, CYREG_PRT1_AG
.set grid2__AMUX, CYREG_PRT1_AMUX
.set grid2__BIE, CYREG_PRT1_BIE
.set grid2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set grid2__BYP, CYREG_PRT1_BYP
.set grid2__CTL, CYREG_PRT1_CTL
.set grid2__DM0, CYREG_PRT1_DM0
.set grid2__DM1, CYREG_PRT1_DM1
.set grid2__DM2, CYREG_PRT1_DM2
.set grid2__DR, CYREG_PRT1_DR
.set grid2__INP_DIS, CYREG_PRT1_INP_DIS
.set grid2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set grid2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set grid2__LCD_EN, CYREG_PRT1_LCD_EN
.set grid2__MASK, 0x08
.set grid2__PORT, 1
.set grid2__PRT, CYREG_PRT1_PRT
.set grid2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set grid2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set grid2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set grid2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set grid2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set grid2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set grid2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set grid2__PS, CYREG_PRT1_PS
.set grid2__SHIFT, 3
.set grid2__SLW, CYREG_PRT1_SLW

/* grid3 */
.set grid3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set grid3__0__MASK, 0x80
.set grid3__0__PC, CYREG_PRT1_PC7
.set grid3__0__PORT, 1
.set grid3__0__SHIFT, 7
.set grid3__AG, CYREG_PRT1_AG
.set grid3__AMUX, CYREG_PRT1_AMUX
.set grid3__BIE, CYREG_PRT1_BIE
.set grid3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set grid3__BYP, CYREG_PRT1_BYP
.set grid3__CTL, CYREG_PRT1_CTL
.set grid3__DM0, CYREG_PRT1_DM0
.set grid3__DM1, CYREG_PRT1_DM1
.set grid3__DM2, CYREG_PRT1_DM2
.set grid3__DR, CYREG_PRT1_DR
.set grid3__INP_DIS, CYREG_PRT1_INP_DIS
.set grid3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set grid3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set grid3__LCD_EN, CYREG_PRT1_LCD_EN
.set grid3__MASK, 0x80
.set grid3__PORT, 1
.set grid3__PRT, CYREG_PRT1_PRT
.set grid3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set grid3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set grid3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set grid3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set grid3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set grid3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set grid3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set grid3__PS, CYREG_PRT1_PS
.set grid3__SHIFT, 7
.set grid3__SLW, CYREG_PRT1_SLW

/* grid4 */
.set grid4__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set grid4__0__MASK, 0x40
.set grid4__0__PC, CYREG_PRT1_PC6
.set grid4__0__PORT, 1
.set grid4__0__SHIFT, 6
.set grid4__AG, CYREG_PRT1_AG
.set grid4__AMUX, CYREG_PRT1_AMUX
.set grid4__BIE, CYREG_PRT1_BIE
.set grid4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set grid4__BYP, CYREG_PRT1_BYP
.set grid4__CTL, CYREG_PRT1_CTL
.set grid4__DM0, CYREG_PRT1_DM0
.set grid4__DM1, CYREG_PRT1_DM1
.set grid4__DM2, CYREG_PRT1_DM2
.set grid4__DR, CYREG_PRT1_DR
.set grid4__INP_DIS, CYREG_PRT1_INP_DIS
.set grid4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set grid4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set grid4__LCD_EN, CYREG_PRT1_LCD_EN
.set grid4__MASK, 0x40
.set grid4__PORT, 1
.set grid4__PRT, CYREG_PRT1_PRT
.set grid4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set grid4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set grid4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set grid4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set grid4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set grid4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set grid4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set grid4__PS, CYREG_PRT1_PS
.set grid4__SHIFT, 6
.set grid4__SLW, CYREG_PRT1_SLW

/* sense */
.set sense__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set sense__0__MASK, 0x02
.set sense__0__PC, CYREG_IO_PC_PRT15_PC1
.set sense__0__PORT, 15
.set sense__0__SHIFT, 1
.set sense__AG, CYREG_PRT15_AG
.set sense__AMUX, CYREG_PRT15_AMUX
.set sense__BIE, CYREG_PRT15_BIE
.set sense__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sense__BYP, CYREG_PRT15_BYP
.set sense__CTL, CYREG_PRT15_CTL
.set sense__DM0, CYREG_PRT15_DM0
.set sense__DM1, CYREG_PRT15_DM1
.set sense__DM2, CYREG_PRT15_DM2
.set sense__DR, CYREG_PRT15_DR
.set sense__INP_DIS, CYREG_PRT15_INP_DIS
.set sense__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sense__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sense__LCD_EN, CYREG_PRT15_LCD_EN
.set sense__MASK, 0x02
.set sense__PORT, 15
.set sense__PRT, CYREG_PRT15_PRT
.set sense__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sense__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sense__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sense__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sense__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sense__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sense__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sense__PS, CYREG_PRT15_PS
.set sense__SHIFT, 1
.set sense__SLW, CYREG_PRT15_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E11E069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 0
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
