// Seed: 893215687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_1 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd41
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  output wire _id_1;
  wire [1 : id_2] id_3, id_4[id_2 : id_1];
  assign id_3 = id_2;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4
  );
  logic id_5;
endmodule
