<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: generic interconnect tests
rc: 0 (means success: 1)
tags: 6.6.8
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-6
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv</a>
defines: 
time_elapsed: 0.429s
ram usage: 35356 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpa31k6jgl/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-6 <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-6" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:6</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-13" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:13</a>: No timescale set for &#34;mod_i&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-17" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:17</a>: No timescale set for &#34;mod_o&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-13" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:13</a>: Compile module &#34;work@mod_i&#34;.

[INF:CP0303] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-17" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:17</a>: Compile module &#34;work@mod_o&#34;.

[INF:CP0303] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-6" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:6</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-17" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:17</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-6" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:6</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpa31k6jgl/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpa31k6jgl/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpa31k6jgl/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_top&#39;.
<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-9" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:9</a>: Warning: Identifier `\bus&#39; is implicitly declared.
Generating RTLIL representation for module `\work_mod_i&#39;.
Generating RTLIL representation for module `\work_mod_o&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_mod_i                      1
     work_mod_o                      1

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mod_i&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-13" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:13</a>.0-13.0&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-13" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:13</a>.0-13.0&#34;
          }
        }
      }
    },
    &#34;work_mod_o&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-17" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:17</a>.0-17.0&#34;
      },
      &#34;ports&#34;: {
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-17" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:17</a>.0-17.0&#34;
          }
        }
      }
    },
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-6" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:6</a>.0-6.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;m1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_mod_i&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-9" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;in&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;in&#34;: [ 2 ]
          }
        },
        &#34;m2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_mod_o&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-10" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;out&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;out&#34;: [ 2 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;bus&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-9" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:9</a>.0-9.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-6" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:6</a>.0-6.0&#34; *)
module work_top();
  (* src = &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-9" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:9</a>.0-9.0&#34; *)
  wire bus;
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-9" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:9</a>.0-9.0&#34; *)
  work_mod_i m1 (
    .in(bus)
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-10" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:10</a>.0-10.0&#34; *)
  work_mod_o m2 (
    .out(bus)
  );
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 364f32d02f, CPU: user 0.01s system 0.00s, MEM: 15.79 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 35% 2x read_uhdm (0 sec), 23% 2x write_verilog (0 sec), ...

</pre>
</body>