<profile>

<section name = "Vivado HLS Report for 'rasterization2_odd'" level="0">
<item name = "Date">Tue Aug 18 16:35:35 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">F200818_rendering_hls</item>
<item name = "Solution">rasterization2_m</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.382 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RAST2">?, ?, 21, 1, 1, ?, yes</column>
<column name="- Loop 2">0, 65535, 2, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, 0, 0, 541, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1270, 974, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 221, -</column>
<column name="Register">-, -, 436, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="rasterization2_m_fYi_U1">rasterization2_m_fYi, 0, 0, 635, 487, 0</column>
<column name="rasterization2_m_g8j_U2">rasterization2_m_g8j, 0, 0, 635, 487, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="rasterization2_m_hbi_U3">rasterization2_m_hbi, i0 - i1 * i2</column>
<column name="rasterization2_m_hbi_U4">rasterization2_m_hbi, i0 - i1 * i2</column>
<column name="rasterization2_m_hbi_U5">rasterization2_m_hbi, i0 - i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fragment_x_V_U">rasterization2_odbkb, 1, 0, 0, 0, 500, 8, 1, 4000</column>
<column name="fragment_y_V_U">rasterization2_odbkb, 1, 0, 0, 0, 500, 8, 1, 4000</column>
<column name="fragment_z_V_U">rasterization2_odbkb, 1, 0, 0, 0, 500, 8, 1, 4000</column>
<column name="fragment_color_V_U">rasterization2_odbkb, 1, 0, 0, 0, 500, 8, 1, 4000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_543_p2">*, 0, 0, 51, 9, 9</column>
<column name="grp_fu_551_p2">*, 0, 0, 51, 9, 9</column>
<column name="grp_fu_559_p2">*, 0, 0, 51, 9, 9</column>
<column name="i_V_fu_483_p2">+, 0, 0, 23, 16, 1</column>
<column name="i_top_V_fu_489_p2">+, 0, 0, 23, 16, 1</column>
<column name="j_fu_516_p2">+, 0, 0, 23, 16, 1</column>
<column name="k_V_fu_353_p2">+, 0, 0, 23, 16, 1</column>
<column name="x_V_fu_373_p2">+, 0, 0, 15, 8, 8</column>
<column name="y_V_fu_382_p2">+, 0, 0, 15, 8, 8</column>
<column name="ret_V_10_fu_295_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_12_fu_410_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_13_fu_308_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_16_fu_415_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_17_fu_318_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_19_fu_420_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_20_fu_328_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_2_fu_391_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_3_fu_269_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_5_fu_400_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_6_fu_282_p2">-, 0, 0, 15, 9, 9</column>
<column name="ret_V_9_fu_405_p2">-, 0, 0, 15, 9, 9</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln361_fu_238_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln369_fu_348_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln387_fu_510_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln92_1_fu_462_p2">or, 0, 0, 18, 18, 18</column>
<column name="or_ln92_fu_458_p2">or, 0, 0, 18, 18, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Input_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="Output_1_V_V">21, 4, 32, 128</column>
<column name="Output_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter20">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_t_V_2_phi_fu_179_p4">9, 2, 16, 32</column>
<column name="fragment_color_V_address0">15, 3, 9, 27</column>
<column name="fragment_x_V_address0">15, 3, 9, 27</column>
<column name="fragment_y_V_address0">15, 3, 9, 27</column>
<column name="fragment_z_V_address0">15, 3, 9, 27</column>
<column name="i_op_assign_reg_187">9, 2, 16, 32</column>
<column name="t_V_1_fu_68">9, 2, 16, 32</column>
<column name="t_V_2_reg_175">9, 2, 16, 32</column>
<column name="t_V_fu_72">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="i_op_assign_reg_187">16, 0, 16, 0</column>
<column name="icmp_ln361_reg_582">1, 0, 1, 0</column>
<column name="icmp_ln369_reg_701">1, 0, 1, 0</column>
<column name="icmp_ln387_reg_753">1, 0, 1, 0</column>
<column name="k_V_reg_705">16, 0, 16, 0</column>
<column name="lhs_V_14_reg_646">8, 0, 9, 1</column>
<column name="lhs_V_15_reg_661">8, 0, 9, 1</column>
<column name="lhs_V_16_reg_671">8, 0, 9, 1</column>
<column name="lhs_V_17_reg_681">8, 0, 9, 1</column>
<column name="p_Result_9_reg_611">8, 0, 8, 0</column>
<column name="ret_V_12_reg_735">9, 0, 9, 0</column>
<column name="ret_V_16_reg_740">9, 0, 9, 0</column>
<column name="ret_V_19_reg_745">9, 0, 9, 0</column>
<column name="ret_V_2_reg_720">9, 0, 9, 0</column>
<column name="ret_V_5_reg_725">9, 0, 9, 0</column>
<column name="ret_V_9_reg_730">9, 0, 9, 0</column>
<column name="rhs_V_10_reg_691">18, 0, 18, 0</column>
<column name="rhs_V_11_reg_641">8, 0, 9, 1</column>
<column name="rhs_V_12_reg_651">8, 0, 9, 1</column>
<column name="rhs_V_2_reg_656">18, 0, 18, 0</column>
<column name="rhs_V_3_reg_666">18, 0, 18, 0</column>
<column name="rhs_V_6_reg_676">18, 0, 18, 0</column>
<column name="rhs_V_7_reg_686">18, 0, 18, 0</column>
<column name="rhs_V_reg_696">18, 0, 18, 0</column>
<column name="t_V_1_fu_68">16, 0, 16, 0</column>
<column name="t_V_2_reg_175">16, 0, 16, 0</column>
<column name="t_V_fu_72">16, 0, 16, 0</column>
<column name="triangle_2d_same_x0_s_reg_567">8, 0, 8, 0</column>
<column name="triangle_2d_same_x1_s_reg_577">8, 0, 8, 0</column>
<column name="triangle_2d_same_x2_s_reg_591">8, 0, 8, 0</column>
<column name="triangle_2d_same_y0_s_reg_572">8, 0, 8, 0</column>
<column name="triangle_2d_same_y1_s_reg_586">8, 0, 8, 0</column>
<column name="triangle_2d_same_y2_s_reg_596">8, 0, 8, 0</column>
<column name="triangle_2d_same_z_V_reg_601">8, 0, 8, 0</column>
<column name="trunc_ln647_1_reg_616">8, 0, 8, 0</column>
<column name="trunc_ln647_reg_606">16, 0, 16, 0</column>
<column name="x_V_reg_710">8, 0, 8, 0</column>
<column name="y_V_reg_715">8, 0, 8, 0</column>
<column name="zext_ln1371_reg_635">8, 0, 16, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rasterization2_odd, return value</column>
<column name="Input_1_V_V">in, 32, ap_hs, Input_1_V_V, pointer</column>
<column name="Input_1_V_V_ap_vld">in, 1, ap_hs, Input_1_V_V, pointer</column>
<column name="Input_1_V_V_ap_ack">out, 1, ap_hs, Input_1_V_V, pointer</column>
<column name="Output_1_V_V">out, 32, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_vld">out, 1, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_ack">in, 1, ap_hs, Output_1_V_V, pointer</column>
</table>
</item>
</section>
</profile>
