#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1497617a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14975ff90 .scope module, "tt_um_sleepy_module" "tt_um_sleepy_module" 3 27;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x149794970 .functor OR 1, L_0x1497947f0, L_0x149794890, C4<0>, C4<0>;
o0x1500527a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x149794b40 .functor AND 1, o0x1500527a0, L_0x149794a60, C4<1>, C4<1>;
L_0x149796180 .functor BUFZ 1, v0x14978e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1497961f0 .functor BUFZ 1, v0x14978e690_0, C4<0>, C4<0>, C4<0>;
o0x150052770 .functor BUFZ 1, C4<z>; HiZ drive
L_0x149796950 .functor AND 1, L_0x149796860, o0x150052770, C4<1>, C4<1>;
L_0x149796b10 .functor AND 1, L_0x1497969f0, o0x150052770, C4<1>, C4<1>;
L_0x149797640 .functor AND 1, L_0x149797540, o0x150052770, C4<1>, C4<1>;
L_0x149799980 .functor BUFZ 1, v0x14978b560_0, C4<0>, C4<0>, C4<0>;
L_0x1497999f0 .functor BUFZ 1, L_0x149794970, C4<0>, C4<0>, C4<0>;
v0x1497921f0_0 .net *"_ivl_19", 0 0, L_0x149796180;  1 drivers
v0x1497922b0_0 .net *"_ivl_23", 0 0, L_0x1497961f0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x149792350_0 .net/2u *"_ivl_27", 6 0, L_0x150088208;  1 drivers
v0x1497923f0_0 .net *"_ivl_3", 0 0, L_0x1497947f0;  1 drivers
L_0x150088250 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x1497924a0_0 .net/2u *"_ivl_32", 6 0, L_0x150088250;  1 drivers
v0x149792590_0 .net *"_ivl_35", 0 0, L_0x149796860;  1 drivers
v0x149792640_0 .net *"_ivl_39", 0 0, L_0x1497969f0;  1 drivers
v0x1497926f0_0 .net *"_ivl_43", 0 0, L_0x149797540;  1 drivers
v0x1497927a0_0 .net *"_ivl_5", 0 0, L_0x149794890;  1 drivers
v0x1497928b0_0 .net *"_ivl_55", 0 0, L_0x149799980;  1 drivers
v0x149792960_0 .net *"_ivl_59", 0 0, L_0x1497999f0;  1 drivers
v0x149792a10_0 .net *"_ivl_63", 0 0, L_0x149799a80;  1 drivers
v0x149792ac0_0 .net *"_ivl_67", 0 0, L_0x149799c40;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149792b70_0 .net/2u *"_ivl_71", 3 0, L_0x1500887f0;  1 drivers
v0x149792c20_0 .net *"_ivl_9", 0 0, L_0x149794a60;  1 drivers
v0x149792cd0_0 .net "adsr_state_for_status", 2 0, v0x14978a1e0_0;  1 drivers
o0x150050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x149792d70_0 .net "clk", 0 0, o0x150050190;  0 drivers
v0x149792f00_0 .net "dac_out", 0 0, v0x14978b560_0;  1 drivers
v0x149792f90_0 .net "ena", 0 0, o0x150052770;  0 drivers
v0x149793020_0 .net "envelope_value", 7 0, v0x149789a90_0;  1 drivers
v0x1497930b0_0 .net "frequency", 23 0, L_0x149794690;  1 drivers
v0x149793140_0 .net "gate", 0 0, L_0x149794970;  1 drivers
v0x149793210_0 .net "mixed_wave", 7 0, v0x149790350_0;  1 drivers
v0x1497932e0_0 .net "modulated_out", 7 0, L_0x1497998a0;  1 drivers
v0x1497933b0_0 .net "osc_running", 0 0, L_0x149796b10;  1 drivers
v0x149793440_0 .net "phase", 23 0, v0x1497911c0_0;  1 drivers
v0x149793510_0 .net "reg_amplitude", 7 0, v0x14978d840_0;  1 drivers
v0x1497935e0_0 .net "reg_attack", 7 0, v0x14978d900_0;  1 drivers
v0x1497936b0_0 .net "reg_control", 7 0, v0x14978d990_0;  1 drivers
v0x149793740_0 .net "reg_decay", 7 0, v0x14978da20_0;  1 drivers
v0x149793810_0 .net "reg_duty", 7 0, v0x14978dab0_0;  1 drivers
v0x1497938e0_0 .net "reg_freq_high", 7 0, v0x14978db40_0;  1 drivers
v0x149793970_0 .net "reg_freq_low", 7 0, v0x14978dbe0_0;  1 drivers
v0x149792e00_0 .net "reg_freq_mid", 7 0, v0x14978dc90_0;  1 drivers
v0x149793c00_0 .net "reg_release", 7 0, v0x14978dd40_0;  1 drivers
v0x149793c90_0 .net "reg_status", 7 0, L_0x149795dc0;  1 drivers
v0x149793d20_0 .net "reg_sustain", 7 0, v0x14978dea0_0;  1 drivers
v0x149793df0_0 .net "rst_n", 0 0, o0x1500527a0;  0 drivers
v0x149793e80_0 .net "sawtooth_out", 7 0, L_0x149796be0;  1 drivers
v0x149793f50_0 .net "sda_oe_i2c", 0 0, v0x14978e690_0;  1 drivers
v0x149793fe0_0 .net "sda_out_i2c", 0 0, v0x14978e7d0_0;  1 drivers
v0x149794070_0 .net "square_out", 7 0, L_0x1497966e0;  1 drivers
v0x149794140_0 .net "system_rst_n", 0 0, L_0x149794b40;  1 drivers
v0x1497941d0_0 .net "triangle_out", 7 0, L_0x1497973e0;  1 drivers
o0x1500527d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1497942a0_0 .net "ui_in", 7 0, o0x1500527d0;  0 drivers
o0x150052800 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x149794330_0 .net "uio_in", 7 0, o0x150052800;  0 drivers
v0x1497943c0_0 .net "uio_oe", 7 0, L_0x149796260;  1 drivers
v0x149794470_0 .net "uio_out", 7 0, L_0x1497963c0;  1 drivers
v0x149794520_0 .net "uo_out", 7 0, L_0x149799ce0;  1 drivers
L_0x149794690 .concat [ 8 8 8 0], v0x14978dbe0_0, v0x14978dc90_0, v0x14978db40_0;
L_0x1497947f0 .part o0x1500527d0, 0, 1;
L_0x149794890 .part v0x14978d990_0, 1, 1;
L_0x149794a60 .part o0x1500527d0, 1, 1;
L_0x149796000 .part o0x150052800, 1, 1;
L_0x1497960a0 .part o0x150052800, 0, 1;
L_0x149796260 .concat8 [ 1 7 0 0], L_0x1497961f0, L_0x150088208;
L_0x1497963c0 .concat8 [ 1 7 0 0], L_0x149796180, L_0x150088250;
L_0x149796860 .part v0x14978d990_0, 0, 1;
L_0x1497969f0 .part v0x14978d990_0, 0, 1;
L_0x149797540 .part v0x14978d990_0, 0, 1;
L_0x149798760 .part v0x14978d990_0, 2, 1;
L_0x149798840 .part v0x14978d990_0, 3, 1;
L_0x149798990 .part v0x14978d990_0, 4, 1;
L_0x149799a80 .part v0x149789a90_0, 7, 1;
L_0x149799c40 .part v0x1497911c0_0, 23, 1;
LS_0x149799ce0_0_0 .concat8 [ 1 1 1 1], L_0x149799980, L_0x1497999f0, L_0x149799a80, L_0x149799c40;
LS_0x149799ce0_0_4 .concat8 [ 4 0 0 0], L_0x1500887f0;
L_0x149799ce0 .concat8 [ 4 4 0 0], LS_0x149799ce0_0_0, LS_0x149799ce0_0_4;
S_0x149779ee0 .scope module, "adsr" "adsr_envelope" 3 158, 4 30 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "gate";
    .port_info 3 /INPUT 8 "attack_rate";
    .port_info 4 /INPUT 8 "decay_rate";
    .port_info 5 /INPUT 8 "sustain_level";
    .port_info 6 /INPUT 8 "release_rate";
    .port_info 7 /OUTPUT 8 "envelope_out";
    .port_info 8 /OUTPUT 3 "state_out";
P_0x149762a20 .param/l "STATE_ATTACK" 1 4 50, C4<001>;
P_0x149762a60 .param/l "STATE_DECAY" 1 4 51, C4<010>;
P_0x149762aa0 .param/l "STATE_IDLE" 1 4 49, C4<000>;
P_0x149762ae0 .param/l "STATE_RELEASE" 1 4 53, C4<100>;
P_0x149762b20 .param/l "STATE_SUSTAIN" 1 4 52, C4<011>;
L_0x149798d90 .functor OR 1, L_0x149798c10, L_0x149798cb0, C4<0>, C4<0>;
L_0x149798f20 .functor AND 1, L_0x149794970, L_0x149798e80, C4<1>, C4<1>;
L_0x1497990c0 .functor AND 1, L_0x149798ff0, v0x149789c80_0, C4<1>, C4<1>;
L_0x150088640 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1497817a0_0 .net/2u *"_ivl_0", 7 0, L_0x150088640;  1 drivers
v0x1497892b0_0 .net *"_ivl_10", 0 0, L_0x149798cb0;  1 drivers
v0x149789350_0 .net *"_ivl_15", 0 0, L_0x149798e80;  1 drivers
v0x149789400_0 .net *"_ivl_19", 0 0, L_0x149798ff0;  1 drivers
L_0x150088688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1497894a0_0 .net/2u *"_ivl_4", 15 0, L_0x150088688;  1 drivers
v0x149789590_0 .net *"_ivl_6", 0 0, L_0x149798c10;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149789630_0 .net/2u *"_ivl_8", 7 0, L_0x1500886d0;  1 drivers
v0x1497896e0_0 .net "attack_rate", 7 0, v0x14978d900_0;  alias, 1 drivers
v0x149789790_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x1497898a0_0 .net "counter_tick", 0 0, L_0x149798d90;  1 drivers
v0x149789930_0 .var "current_rate", 7 0;
v0x1497899e0_0 .net "decay_rate", 7 0, v0x14978da20_0;  alias, 1 drivers
v0x149789a90_0 .var "envelope_out", 7 0;
v0x149789b40_0 .net "gate", 0 0, L_0x149794970;  alias, 1 drivers
v0x149789be0_0 .net "gate_falling", 0 0, L_0x1497990c0;  1 drivers
v0x149789c80_0 .var "gate_prev", 0 0;
v0x149789d20_0 .net "gate_rising", 0 0, L_0x149798f20;  1 drivers
v0x149789eb0_0 .var "rate_counter", 15 0;
v0x149789f40_0 .net "rate_divider", 15 0, L_0x149798b70;  1 drivers
v0x149789fe0_0 .net "release_rate", 7 0, v0x14978dd40_0;  alias, 1 drivers
v0x14978a090_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x14978a130_0 .var "state", 2 0;
v0x14978a1e0_0 .var "state_out", 2 0;
v0x14978a290_0 .net "sustain_level", 7 0, v0x14978dea0_0;  alias, 1 drivers
E_0x14970e5e0 .event anyedge, v0x14978a130_0;
E_0x14970b610/0 .event negedge, v0x14978a090_0;
E_0x14970b610/1 .event posedge, v0x149789790_0;
E_0x14970b610 .event/or E_0x14970b610/0, E_0x14970b610/1;
E_0x14970fd90 .event anyedge, v0x14978a130_0, v0x1497896e0_0, v0x1497899e0_0, v0x149789fe0_0;
L_0x149798b70 .concat [ 8 8 0 0], L_0x150088640, v0x149789930_0;
L_0x149798c10 .cmp/eq 16, v0x149789eb0_0, L_0x150088688;
L_0x149798cb0 .cmp/eq 8, v0x149789930_0, L_0x1500886d0;
L_0x149798e80 .reduce/nor v0x149789c80_0;
L_0x149798ff0 .reduce/nor L_0x149794970;
S_0x14978a420 .scope module, "amp_mod" "amplitude_modulator" 3 175, 5 32 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "waveform_in";
    .port_info 3 /INPUT 8 "envelope_value";
    .port_info 4 /INPUT 8 "master_amplitude";
    .port_info 5 /OUTPUT 8 "amplitude_out";
L_0x1497998a0 .functor BUFZ 8, v0x14978ab00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x14978a620_0 .net *"_ivl_0", 15 0, L_0x1497991d0;  1 drivers
v0x14978a6b0_0 .net *"_ivl_13", 0 0, L_0x149799650;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978a740_0 .net/2u *"_ivl_14", 7 0, L_0x1500887a8;  1 drivers
L_0x150088718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978a800_0 .net *"_ivl_3", 7 0, L_0x150088718;  1 drivers
v0x14978a8b0_0 .net *"_ivl_4", 15 0, L_0x149799330;  1 drivers
L_0x150088760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978a9a0_0 .net *"_ivl_7", 7 0, L_0x150088760;  1 drivers
v0x14978aa50_0 .net "amplitude_out", 7 0, L_0x1497998a0;  alias, 1 drivers
v0x14978ab00_0 .var "amplitude_out_reg", 7 0;
v0x14978abb0_0 .net "amplitude_scaled", 7 0, L_0x149799720;  1 drivers
v0x14978acc0_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x14978ad70_0 .net "envelope_modulated", 7 0, L_0x149799570;  1 drivers
v0x14978ae00_0 .net "envelope_product", 15 0, L_0x149799450;  1 drivers
v0x14978ae90_0 .net "envelope_value", 7 0, v0x149789a90_0;  alias, 1 drivers
v0x14978af40_0 .net "master_amplitude", 7 0, v0x14978d840_0;  alias, 1 drivers
v0x14978afe0_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x14978b090_0 .net "waveform_in", 7 0, v0x149790350_0;  alias, 1 drivers
L_0x1497991d0 .concat [ 8 8 0 0], v0x149790350_0, L_0x150088718;
L_0x149799330 .concat [ 8 8 0 0], v0x149789a90_0, L_0x150088760;
L_0x149799450 .arith/mult 16, L_0x1497991d0, L_0x149799330;
L_0x149799570 .part L_0x149799450, 8, 8;
L_0x149799650 .part v0x14978d840_0, 0, 1;
L_0x149799720 .functor MUXZ 8, L_0x1500887a8, L_0x149799570, L_0x149799650, C4<>;
S_0x14978b1c0 .scope module, "dac" "delta_sigma_dac" 3 189, 6 26 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "dac_out";
v0x14978b400_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x14978b4d0_0 .net "dac_out", 0 0, v0x14978b560_0;  alias, 1 drivers
v0x14978b560_0 .var "dac_out_reg", 0 0;
v0x14978b5f0_0 .net "data_in", 7 0, L_0x1497998a0;  alias, 1 drivers
v0x14978b6b0_0 .var/s "error_acc", 9 0;
v0x14978b790_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
S_0x14978b880 .scope module, "i2c" "i2c_slave" 3 72, 7 27 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "scl_in";
    .port_info 3 /INPUT 1 "sda_in";
    .port_info 4 /OUTPUT 1 "sda_out";
    .port_info 5 /OUTPUT 1 "sda_oe";
    .port_info 6 /OUTPUT 8 "reg_control";
    .port_info 7 /OUTPUT 8 "reg_freq_low";
    .port_info 8 /OUTPUT 8 "reg_freq_mid";
    .port_info 9 /OUTPUT 8 "reg_freq_high";
    .port_info 10 /OUTPUT 8 "reg_duty";
    .port_info 11 /OUTPUT 8 "reg_attack";
    .port_info 12 /OUTPUT 8 "reg_decay";
    .port_info 13 /OUTPUT 8 "reg_sustain";
    .port_info 14 /OUTPUT 8 "reg_release";
    .port_info 15 /OUTPUT 8 "reg_amplitude";
    .port_info 16 /OUTPUT 8 "reg_status";
    .port_info 17 /INPUT 1 "status_gate_active";
    .port_info 18 /INPUT 3 "status_adsr_state";
    .port_info 19 /INPUT 1 "status_osc_running";
P_0x14978ba40 .param/l "I2C_ADDR" 0 7 28, C4<1010000>;
P_0x14978ba80 .param/l "STATE_ADDR" 1 7 87, C4<0001>;
P_0x14978bac0 .param/l "STATE_ADDR_ACK" 1 7 88, C4<0010>;
P_0x14978bb00 .param/l "STATE_IDLE" 1 7 86, C4<0000>;
P_0x14978bb40 .param/l "STATE_READ_ACK" 1 7 94, C4<1000>;
P_0x14978bb80 .param/l "STATE_READ_DATA" 1 7 93, C4<0111>;
P_0x14978bbc0 .param/l "STATE_REG_ACK" 1 7 90, C4<0100>;
P_0x14978bc00 .param/l "STATE_REG_ADDR" 1 7 89, C4<0011>;
P_0x14978bc40 .param/l "STATE_WRITE_ACK" 1 7 92, C4<0110>;
P_0x14978bc80 .param/l "STATE_WRITE_DATA" 1 7 91, C4<0101>;
L_0x1500880a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1497954c0 .functor XNOR 1, L_0x1497953a0, L_0x1500880a0, C4<0>, C4<0>;
L_0x149795840 .functor AND 1, L_0x1497954c0, L_0x1497956b0, C4<1>, C4<1>;
L_0x150088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1497959d0 .functor XNOR 1, L_0x1497958f0, L_0x150088130, C4<0>, C4<0>;
L_0x149795cd0 .functor AND 1, L_0x1497959d0, L_0x149795bf0, C4<1>, C4<1>;
v0x14978c8b0_0 .net *"_ivl_11", 1 0, L_0x149795050;  1 drivers
L_0x150088058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x14978c970_0 .net/2u *"_ivl_12", 1 0, L_0x150088058;  1 drivers
v0x14978ca20_0 .net *"_ivl_21", 0 0, L_0x1497953a0;  1 drivers
v0x14978cae0_0 .net/2u *"_ivl_22", 0 0, L_0x1500880a0;  1 drivers
v0x14978cb90_0 .net *"_ivl_24", 0 0, L_0x1497954c0;  1 drivers
v0x14978cc70_0 .net *"_ivl_27", 1 0, L_0x1497955d0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x14978cd20_0 .net/2u *"_ivl_28", 1 0, L_0x1500880e8;  1 drivers
v0x14978cdd0_0 .net *"_ivl_30", 0 0, L_0x1497956b0;  1 drivers
v0x14978ce70_0 .net *"_ivl_35", 0 0, L_0x1497958f0;  1 drivers
v0x14978cf80_0 .net/2u *"_ivl_36", 0 0, L_0x150088130;  1 drivers
v0x14978d030_0 .net *"_ivl_38", 0 0, L_0x1497959d0;  1 drivers
v0x14978d0d0_0 .net *"_ivl_41", 1 0, L_0x149795af0;  1 drivers
L_0x150088178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14978d180_0 .net/2u *"_ivl_42", 1 0, L_0x150088178;  1 drivers
v0x14978d230_0 .net *"_ivl_44", 0 0, L_0x149795bf0;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14978d2d0_0 .net/2u *"_ivl_48", 2 0, L_0x1500881c0;  1 drivers
v0x14978d380_0 .net *"_ivl_5", 1 0, L_0x149794e10;  1 drivers
L_0x150088010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14978d430_0 .net/2u *"_ivl_6", 1 0, L_0x150088010;  1 drivers
v0x14978d5c0_0 .var "bit_count", 3 0;
v0x14978d650_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x14978d6e0_0 .var "next_state", 3 0;
v0x14978d790_0 .var "reg_addr", 7 0;
v0x14978d840_0 .var "reg_amplitude", 7 0;
v0x14978d900_0 .var "reg_attack", 7 0;
v0x14978d990_0 .var "reg_control", 7 0;
v0x14978da20_0 .var "reg_decay", 7 0;
v0x14978dab0_0 .var "reg_duty", 7 0;
v0x14978db40_0 .var "reg_freq_high", 7 0;
v0x14978dbe0_0 .var "reg_freq_low", 7 0;
v0x14978dc90_0 .var "reg_freq_mid", 7 0;
v0x14978dd40_0 .var "reg_release", 7 0;
v0x14978de00_0 .net "reg_status", 7 0, L_0x149795dc0;  alias, 1 drivers
v0x14978dea0_0 .var "reg_sustain", 7 0;
v0x14978df60_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x14978d4c0_0 .var "rw_bit", 0 0;
v0x14978e1f0_0 .net "scl", 0 0, L_0x149794cb0;  1 drivers
v0x14978e280_0 .net "scl_falling", 0 0, L_0x149795120;  1 drivers
v0x14978e310_0 .net "scl_in", 0 0, L_0x149796000;  1 drivers
v0x14978e3a0_0 .net "scl_rising", 0 0, L_0x149794f10;  1 drivers
v0x14978e430_0 .var "scl_sync", 2 0;
v0x14978e4c0_0 .net "sda", 0 0, L_0x149794d50;  1 drivers
v0x14978e550_0 .net "sda_in", 0 0, L_0x1497960a0;  1 drivers
v0x14978e5f0_0 .net "sda_oe", 0 0, v0x14978e690_0;  alias, 1 drivers
v0x14978e690_0 .var "sda_oe_reg", 0 0;
v0x14978e730_0 .net "sda_out", 0 0, v0x14978e7d0_0;  alias, 1 drivers
v0x14978e7d0_0 .var "sda_out_reg", 0 0;
v0x14978e870_0 .var "sda_sync", 2 0;
v0x14978e920_0 .var "shift_reg", 7 0;
v0x14978e9d0_0 .net "start_cond", 0 0, L_0x149795840;  1 drivers
v0x14978ea70_0 .var "state", 3 0;
v0x14978eb20_0 .net "status_adsr_state", 2 0, v0x14978a1e0_0;  alias, 1 drivers
v0x14978ebe0_0 .net "status_gate_active", 0 0, L_0x149794970;  alias, 1 drivers
v0x14978ec90_0 .net "status_osc_running", 0 0, L_0x149796b10;  alias, 1 drivers
v0x14978ed20_0 .net "stop_cond", 0 0, L_0x149795cd0;  1 drivers
L_0x149794cb0 .part v0x14978e430_0, 2, 1;
L_0x149794d50 .part v0x14978e870_0, 2, 1;
L_0x149794e10 .part v0x14978e430_0, 1, 2;
L_0x149794f10 .cmp/eq 2, L_0x149794e10, L_0x150088010;
L_0x149795050 .part v0x14978e430_0, 1, 2;
L_0x149795120 .cmp/eq 2, L_0x149795050, L_0x150088058;
L_0x1497953a0 .part v0x14978e430_0, 2, 1;
L_0x1497955d0 .part v0x14978e870_0, 1, 2;
L_0x1497956b0 .cmp/eq 2, L_0x1497955d0, L_0x1500880e8;
L_0x1497958f0 .part v0x14978e430_0, 2, 1;
L_0x149795af0 .part v0x14978e870_0, 1, 2;
L_0x149795bf0 .cmp/eq 2, L_0x149795af0, L_0x150088178;
L_0x149795dc0 .concat [ 1 3 1 3], L_0x149794970, v0x14978a1e0_0, L_0x149796b10, L_0x1500881c0;
S_0x14978c250 .scope function.vec4.s8, "read_register" "read_register" 7 321, 7 321 0, S_0x14978b880;
 .timescale 0 0;
v0x14978c410_0 .var "addr", 7 0;
; Variable read_register is vec4 return value of scope S_0x14978c250
TD_tt_um_sleepy_module.i2c.read_register ;
    %load/vec4 v0x14978c410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %load/vec4 v0x14978d990_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %load/vec4 v0x14978dbe0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x14978dc90_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x14978db40_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x14978dab0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x14978d900_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x14978da20_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x14978dea0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x14978dd40_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x14978d840_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x14978de00_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0x14978c580 .scope task, "write_register" "write_register" 7 295, 7 295 0, S_0x14978b880;
 .timescale 0 0;
v0x14978c750_0 .var "addr", 7 0;
v0x14978c800_0 .var "data", 7 0;
TD_tt_um_sleepy_module.i2c.write_register ;
    %load/vec4 v0x14978c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %jmp T_1.24;
T_1.13 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978d990_0, 0;
    %jmp T_1.24;
T_1.14 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978dbe0_0, 0;
    %jmp T_1.24;
T_1.15 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978dc90_0, 0;
    %jmp T_1.24;
T_1.16 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978db40_0, 0;
    %jmp T_1.24;
T_1.17 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978dab0_0, 0;
    %jmp T_1.24;
T_1.18 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978d900_0, 0;
    %jmp T_1.24;
T_1.19 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978da20_0, 0;
    %jmp T_1.24;
T_1.20 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978dea0_0, 0;
    %jmp T_1.24;
T_1.21 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978dd40_0, 0;
    %jmp T_1.24;
T_1.22 ;
    %load/vec4 v0x14978c800_0;
    %assign/vec4 v0x14978d840_0, 0;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %end;
S_0x14978ef90 .scope module, "mixer" "waveform_mixer" 3 141, 8 20 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "square_in";
    .port_info 3 /INPUT 8 "sawtooth_in";
    .port_info 4 /INPUT 8 "triangle_in";
    .port_info 5 /INPUT 1 "enable_square";
    .port_info 6 /INPUT 1 "enable_sawtooth";
    .port_info 7 /INPUT 1 "enable_triangle";
    .port_info 8 /OUTPUT 8 "mixed_out";
L_0x1500883b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978f270_0 .net/2u *"_ivl_0", 7 0, L_0x1500883b8;  1 drivers
L_0x150088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14978f300_0 .net/2u *"_ivl_12", 0 0, L_0x150088490;  1 drivers
v0x14978f390_0 .net *"_ivl_14", 8 0, L_0x149797bb0;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14978f430_0 .net/2u *"_ivl_16", 0 0, L_0x1500884d8;  1 drivers
v0x14978f4e0_0 .net *"_ivl_18", 8 0, L_0x149797c50;  1 drivers
L_0x150088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14978f5d0_0 .net/2u *"_ivl_22", 0 0, L_0x150088520;  1 drivers
v0x14978f680_0 .net *"_ivl_24", 9 0, L_0x149797ed0;  1 drivers
L_0x150088568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14978f730_0 .net/2u *"_ivl_26", 1 0, L_0x150088568;  1 drivers
v0x14978f7e0_0 .net *"_ivl_28", 9 0, L_0x149798030;  1 drivers
v0x14978f8f0_0 .net *"_ivl_33", 1 0, L_0x1497982e0;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14978f9a0_0 .net/2u *"_ivl_34", 1 0, L_0x1500885b0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x14978fa50_0 .net/2u *"_ivl_38", 7 0, L_0x1500885f8;  1 drivers
L_0x150088400 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978fb00_0 .net/2u *"_ivl_4", 7 0, L_0x150088400;  1 drivers
v0x14978fbb0_0 .net *"_ivl_41", 7 0, L_0x149798500;  1 drivers
L_0x150088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14978fc60_0 .net/2u *"_ivl_8", 7 0, L_0x150088448;  1 drivers
v0x14978fd10_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x14978fe20_0 .net "enable_sawtooth", 0 0, L_0x149798840;  1 drivers
v0x14978ffb0_0 .net "enable_square", 0 0, L_0x149798760;  1 drivers
v0x149790040_0 .net "enable_triangle", 0 0, L_0x149798990;  1 drivers
v0x1497900d0_0 .net "gated_sawtooth", 7 0, L_0x149797810;  1 drivers
v0x149790160_0 .net "gated_square", 7 0, L_0x1497976b0;  1 drivers
v0x1497901f0_0 .net "gated_triangle", 7 0, L_0x149797930;  1 drivers
v0x149790290_0 .net "mixed_out", 7 0, v0x149790350_0;  alias, 1 drivers
v0x149790350_0 .var "mixed_out_reg", 7 0;
v0x1497903e0_0 .net "mixed_saturated", 7 0, L_0x1497985a0;  1 drivers
v0x149790470_0 .net "overflow", 0 0, L_0x149798380;  1 drivers
v0x149790500_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x149790610_0 .net "sawtooth_in", 7 0, L_0x149796be0;  alias, 1 drivers
v0x1497906a0_0 .net "square_in", 7 0, L_0x1497966e0;  alias, 1 drivers
v0x149790730_0 .net "sum_01", 8 0, L_0x149797d90;  1 drivers
v0x1497907e0_0 .net "sum_final", 9 0, L_0x149798150;  1 drivers
v0x149790890_0 .net "triangle_in", 7 0, L_0x1497973e0;  alias, 1 drivers
L_0x1497976b0 .functor MUXZ 8, L_0x1500883b8, L_0x1497966e0, L_0x149798760, C4<>;
L_0x149797810 .functor MUXZ 8, L_0x150088400, L_0x149796be0, L_0x149798840, C4<>;
L_0x149797930 .functor MUXZ 8, L_0x150088448, L_0x1497973e0, L_0x149798990, C4<>;
L_0x149797bb0 .concat [ 8 1 0 0], L_0x1497976b0, L_0x150088490;
L_0x149797c50 .concat [ 8 1 0 0], L_0x149797810, L_0x1500884d8;
L_0x149797d90 .arith/sum 9, L_0x149797bb0, L_0x149797c50;
L_0x149797ed0 .concat [ 9 1 0 0], L_0x149797d90, L_0x150088520;
L_0x149798030 .concat [ 8 2 0 0], L_0x149797930, L_0x150088568;
L_0x149798150 .arith/sum 10, L_0x149797ed0, L_0x149798030;
L_0x1497982e0 .part L_0x149798150, 8, 2;
L_0x149798380 .cmp/ne 2, L_0x1497982e0, L_0x1500885b0;
L_0x149798500 .part L_0x149798150, 0, 8;
L_0x1497985a0 .functor MUXZ 8, L_0x149798500, L_0x1500885f8, L_0x149798380, C4<>;
S_0x149790a20 .scope module, "phase_acc" "phase_accumulator" 3 109, 9 32 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "frequency";
    .port_info 4 /INPUT 8 "duty_cycle";
    .port_info 5 /OUTPUT 24 "phase_out";
    .port_info 6 /OUTPUT 8 "square_out";
v0x149790c40_0 .net *"_ivl_1", 7 0, L_0x149796560;  1 drivers
v0x149790d00_0 .net *"_ivl_2", 0 0, L_0x149796600;  1 drivers
L_0x150088298 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x149790da0_0 .net/2u *"_ivl_4", 7 0, L_0x150088298;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149790e60_0 .net/2u *"_ivl_6", 7 0, L_0x1500882e0;  1 drivers
v0x149790f10_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x149790fe0_0 .net "duty_cycle", 7 0, v0x14978dab0_0;  alias, 1 drivers
v0x149791080_0 .net "enable", 0 0, L_0x149796950;  1 drivers
v0x149791110_0 .net "frequency", 23 0, L_0x149794690;  alias, 1 drivers
v0x1497911c0_0 .var "phase_out", 23 0;
v0x1497912f0_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x149791380_0 .net "square_out", 7 0, L_0x1497966e0;  alias, 1 drivers
L_0x149796560 .part v0x1497911c0_0, 16, 8;
L_0x149796600 .cmp/gt 8, v0x14978dab0_0, L_0x149796560;
L_0x1497966e0 .functor MUXZ 8, L_0x1500882e0, L_0x150088298, L_0x149796600, C4<>;
S_0x1497914a0 .scope module, "wavegens" "waveform_generators" 3 127, 10 19 0, S_0x14975ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "phase_in";
    .port_info 4 /OUTPUT 8 "sawtooth_out";
    .port_info 5 /OUTPUT 8 "triangle_out";
L_0x149796e40 .functor NOT 8, L_0x149796d00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x149791720_0 .net *"_ivl_10", 6 0, L_0x149796ed0;  1 drivers
L_0x150088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1497917e0_0 .net *"_ivl_12", 0 0, L_0x150088328;  1 drivers
v0x149791880_0 .net *"_ivl_14", 7 0, L_0x149797280;  1 drivers
v0x149791910_0 .net *"_ivl_16", 6 0, L_0x149797160;  1 drivers
L_0x150088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1497919c0_0 .net *"_ivl_18", 0 0, L_0x150088370;  1 drivers
v0x149791ab0_0 .net *"_ivl_5", 0 0, L_0x149796da0;  1 drivers
v0x149791b60_0 .net *"_ivl_6", 7 0, L_0x149796e40;  1 drivers
v0x149791c10_0 .net *"_ivl_8", 7 0, L_0x149796fd0;  1 drivers
v0x149791cc0_0 .net "clk", 0 0, o0x150050190;  alias, 0 drivers
v0x149791dd0_0 .net "enable", 0 0, L_0x149797640;  1 drivers
v0x149791e60_0 .net "phase_in", 23 0, v0x1497911c0_0;  alias, 1 drivers
v0x149791f10_0 .net "phase_top", 7 0, L_0x149796d00;  1 drivers
v0x149791fa0_0 .net "rst_n", 0 0, L_0x149794b40;  alias, 1 drivers
v0x149792030_0 .net "sawtooth_out", 7 0, L_0x149796be0;  alias, 1 drivers
v0x1497920c0_0 .net "triangle_out", 7 0, L_0x1497973e0;  alias, 1 drivers
L_0x149796be0 .part v0x1497911c0_0, 16, 8;
L_0x149796d00 .part v0x1497911c0_0, 16, 8;
L_0x149796da0 .part L_0x149796d00, 7, 1;
L_0x149796ed0 .part L_0x149796e40, 0, 7;
L_0x149796fd0 .concat [ 1 7 0 0], L_0x150088328, L_0x149796ed0;
L_0x149797160 .part L_0x149796d00, 0, 7;
L_0x149797280 .concat [ 1 7 0 0], L_0x150088370, L_0x149797160;
L_0x1497973e0 .functor MUXZ 8, L_0x149797280, L_0x149796fd0, L_0x149796da0, C4<>;
    .scope S_0x14978b880;
T_2 ;
    %wait E_0x14970b610;
    %load/vec4 v0x14978df60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x14978e430_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x14978e870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14978e430_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14978e310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978e430_0, 0;
    %load/vec4 v0x14978e870_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14978e550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978e870_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14978b880;
T_3 ;
    %wait E_0x14970b610;
    %load/vec4 v0x14978df60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14978e920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14978d790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978d4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14978e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14978e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14978d6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14978e920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14978ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x14978e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x14978ea70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.18;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.18;
T_3.9 ;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14978e4c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978e920_0, 0;
    %load/vec4 v0x14978d5c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %cmpi/e 80, 0, 7;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x14978e4c0_0;
    %assign/vec4 v0x14978d4c0_0, 0;
    %load/vec4 v0x14978e4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %assign/vec4 v0x14978d6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d6e0_0, 0;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x14978d5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
T_3.20 ;
    %jmp T_3.18;
T_3.10 ;
    %load/vec4 v0x14978d6e0_0;
    %assign/vec4 v0x14978ea70_0, 0;
    %load/vec4 v0x14978d6e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.25, 4;
    %load/vec4 v0x14978d790_0;
    %store/vec4 v0x14978c410_0, 0, 8;
    %callf/vec4 TD_tt_um_sleepy_module.i2c.read_register, S_0x14978c250;
    %assign/vec4 v0x14978e920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
T_3.25 ;
    %jmp T_3.18;
T_3.11 ;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14978e4c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978e920_0, 0;
    %load/vec4 v0x14978d5c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14978e4c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978d790_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x14978d5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
T_3.28 ;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %jmp T_3.18;
T_3.13 ;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14978e4c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14978e920_0, 0;
    %load/vec4 v0x14978d5c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0x14978d790_0;
    %store/vec4 v0x14978c750_0, 0, 8;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14978e4c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14978c800_0, 0, 8;
    %fork TD_tt_um_sleepy_module.i2c.write_register, S_0x14978c580;
    %join;
    %load/vec4 v0x14978d790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14978d790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x14978d5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
T_3.30 ;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %jmp T_3.18;
T_3.15 ;
    %load/vec4 v0x14978d5c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x14978d5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14978d5c0_0, 0;
T_3.32 ;
    %jmp T_3.18;
T_3.16 ;
    %load/vec4 v0x14978e4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0x14978d790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14978d790_0, 0;
    %load/vec4 v0x14978d790_0;
    %addi 1, 0, 8;
    %store/vec4 v0x14978c410_0, 0, 8;
    %callf/vec4 TD_tt_um_sleepy_module.i2c.read_register, S_0x14978c250;
    %assign/vec4 v0x14978e920_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14978ea70_0, 0;
T_3.34 ;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x14978e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.35, 8;
    %load/vec4 v0x14978ea70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14978e7d0_0, 0;
    %jmp T_3.43;
T_3.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.43;
T_3.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.43;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.43;
T_3.40 ;
    %load/vec4 v0x14978d5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x14978e920_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x14978e7d0_0, 0;
    %load/vec4 v0x14978e920_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x14978e920_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x14978e7d0_0, 0;
    %load/vec4 v0x14978e920_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x14978e690_0, 0;
T_3.45 ;
    %load/vec4 v0x14978e920_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x14978e920_0, 0;
    %jmp T_3.43;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978e690_0, 0;
    %jmp T_3.43;
T_3.43 ;
    %pop/vec4 1;
T_3.35 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14978b880;
T_4 ;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x14978d990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14978dbe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14978dc90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14978db40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x14978dab0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x14978d900_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x14978da20_0, 0, 8;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x14978dea0_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x14978dd40_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14978d840_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x149790a20;
T_5 ;
    %wait E_0x14970b610;
    %load/vec4 v0x1497912f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1497911c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x149791080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1497911c0_0;
    %load/vec4 v0x149791110_0;
    %add;
    %assign/vec4 v0x1497911c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14978ef90;
T_6 ;
    %wait E_0x14970b610;
    %load/vec4 v0x149790500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149790350_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1497903e0_0;
    %assign/vec4 v0x149790350_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x149779ee0;
T_7 ;
    %wait E_0x14970fd90;
    %load/vec4 v0x14978a130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x149789930_0, 0, 8;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x1497896e0_0;
    %store/vec4 v0x149789930_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x1497899e0_0;
    %store/vec4 v0x149789930_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x149789fe0_0;
    %store/vec4 v0x149789930_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x149779ee0;
T_8 ;
    %wait E_0x14970b610;
    %load/vec4 v0x14978a090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x149789eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149789c80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x149789b40_0;
    %assign/vec4 v0x149789c80_0, 0;
    %load/vec4 v0x1497898a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.5, 8;
    %load/vec4 v0x14978a130_0;
    %cmpi/e 0, 0, 3;
    %flag_or 8, 4;
T_8.5;
    %jmp/1 T_8.4, 8;
    %load/vec4 v0x14978a130_0;
    %cmpi/e 3, 0, 3;
    %flag_or 8, 4;
T_8.4;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x149789f40_0;
    %assign/vec4 v0x149789eb0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x149789eb0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x149789eb0_0, 0;
T_8.3 ;
    %load/vec4 v0x14978a130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
    %load/vec4 v0x149789d20_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.15, 8;
    %load/vec4 v0x149789b40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.15;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
T_8.13 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x149789b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x1497898a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x149789a90_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x149789a90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
T_8.21 ;
T_8.18 ;
T_8.17 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x149789b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x1497898a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %load/vec4 v0x149789a90_0;
    %load/vec4 v0x14978a290_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.26, 5;
    %load/vec4 v0x14978a290_0;
    %assign/vec4 v0x149789a90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v0x149789a90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
T_8.27 ;
T_8.24 ;
T_8.23 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x14978a290_0;
    %assign/vec4 v0x149789a90_0, 0;
    %load/vec4 v0x149789b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
T_8.28 ;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x149789d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v0x1497898a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %load/vec4 v0x149789a90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.34, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14978a130_0, 0;
    %jmp T_8.35;
T_8.34 ;
    %load/vec4 v0x149789a90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x149789a90_0, 0;
T_8.35 ;
T_8.32 ;
T_8.31 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x149779ee0;
T_9 ;
    %wait E_0x14970e5e0;
    %load/vec4 v0x14978a130_0;
    %store/vec4 v0x14978a1e0_0, 0, 3;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14978a420;
T_10 ;
    %wait E_0x14970b610;
    %load/vec4 v0x14978afe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14978ab00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x14978abb0_0;
    %assign/vec4 v0x14978ab00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14978b1c0;
T_11 ;
    %wait E_0x14970b610;
    %load/vec4 v0x14978b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14978b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14978b560_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14978b6b0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x14978b5f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14978b560_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %pushi/vec4 255, 0, 10;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %sub;
    %assign/vec4 v0x14978b6b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x14978b6b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x14978b560_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "src/tt_um_sleepy_module.v";
    "src/adsr_envelope.v";
    "src/amplitude_modulator.v";
    "src/delta_sigma_dac.v";
    "src/i2c_slave.v";
    "src/waveform_mixer.v";
    "src/phase_accumulator.v";
    "src/waveform_generators.v";
