// Seed: 3077465745
module module_0;
  tri id_1;
  assign id_2 = -1;
  always id_1 = id_2;
  wire id_3, id_4, id_5;
  real id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = -1'b0;
  wire id_7;
endmodule
module module_1 ();
  assign id_1 = 1'b0 + -1;
  module_0 modCall_1 ();
  wire id_2;
  assign id_1 = id_1;
endmodule
module module_2;
  assign module_3.id_6 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_5, id_6;
  wire id_7;
  assign id_4 = id_5;
  assign id_6 = 1;
  wire id_8;
  assign id_1 = id_5;
  module_2 modCall_1 ();
endmodule
