

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s'
================================================================
* Date:           Sun Aug 31 17:17:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88| 0.440 us | 0.440 us |   88|   88|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                               |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s_fu_1521  |dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       81|       81|         2|          1|          1|    81|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|    14489|   142697|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      257|     -|
|Register             |        -|      -|     2371|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|    16860|   143007|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|       33|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |        8|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                   |                               Module                              | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s_fu_1521  |dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s  |        0|      0|  14489|  142697|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                          |                                                                   |        0|      0|  14489|  142697|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_1774_p2             |     +    |      0|  0|  15|           7|           1|
    |sub_ln356_fu_1796_p2        |     -    |      0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op1045  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op529   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_1768_p2        |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  53|          29|          23|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_1510               |   9|          2|    7|         14|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 257|         56|   30|         68|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_in_0_reg_1510          |   7|   0|    7|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |sub_ln356_reg_5532       |   8|   0|    8|          0|
    |tmp_data_0_V85_reg_6751  |  25|   0|   25|          0|
    |tmp_data_0_V_10_fu_548   |   8|   0|    8|          0|
    |tmp_data_0_V_11_fu_560   |   8|   0|    8|          0|
    |tmp_data_0_V_12_fu_572   |   8|   0|    8|          0|
    |tmp_data_0_V_13_fu_584   |   8|   0|    8|          0|
    |tmp_data_0_V_14_fu_596   |   8|   0|    8|          0|
    |tmp_data_0_V_15_fu_608   |   8|   0|    8|          0|
    |tmp_data_0_V_16_fu_620   |   8|   0|    8|          0|
    |tmp_data_0_V_17_fu_632   |   8|   0|    8|          0|
    |tmp_data_0_V_18_fu_644   |   8|   0|    8|          0|
    |tmp_data_0_V_19_fu_656   |   8|   0|    8|          0|
    |tmp_data_0_V_20_fu_668   |   8|   0|    8|          0|
    |tmp_data_0_V_21_fu_680   |   8|   0|    8|          0|
    |tmp_data_0_V_22_fu_692   |   8|   0|    8|          0|
    |tmp_data_0_V_23_fu_704   |   8|   0|    8|          0|
    |tmp_data_0_V_24_fu_716   |   8|   0|    8|          0|
    |tmp_data_0_V_25_fu_728   |   8|   0|    8|          0|
    |tmp_data_0_V_26_fu_740   |   8|   0|    8|          0|
    |tmp_data_0_V_27_fu_752   |   8|   0|    8|          0|
    |tmp_data_0_V_28_fu_764   |   8|   0|    8|          0|
    |tmp_data_0_V_29_fu_776   |   8|   0|    8|          0|
    |tmp_data_0_V_30_fu_788   |   8|   0|    8|          0|
    |tmp_data_0_V_31_fu_800   |   8|   0|    8|          0|
    |tmp_data_0_V_32_fu_812   |   8|   0|    8|          0|
    |tmp_data_0_V_33_fu_824   |   8|   0|    8|          0|
    |tmp_data_0_V_34_fu_836   |   8|   0|    8|          0|
    |tmp_data_0_V_35_fu_848   |   8|   0|    8|          0|
    |tmp_data_0_V_36_fu_860   |   8|   0|    8|          0|
    |tmp_data_0_V_37_fu_872   |   8|   0|    8|          0|
    |tmp_data_0_V_38_fu_884   |   8|   0|    8|          0|
    |tmp_data_0_V_39_fu_896   |   8|   0|    8|          0|
    |tmp_data_0_V_40_fu_908   |   8|   0|    8|          0|
    |tmp_data_0_V_41_fu_920   |   8|   0|    8|          0|
    |tmp_data_0_V_42_fu_932   |   8|   0|    8|          0|
    |tmp_data_0_V_43_fu_944   |   8|   0|    8|          0|
    |tmp_data_0_V_44_fu_956   |   8|   0|    8|          0|
    |tmp_data_0_V_45_fu_968   |   8|   0|    8|          0|
    |tmp_data_0_V_46_fu_980   |   8|   0|    8|          0|
    |tmp_data_0_V_47_fu_992   |   8|   0|    8|          0|
    |tmp_data_0_V_48_fu_1004  |   8|   0|    8|          0|
    |tmp_data_0_V_49_fu_1016  |   8|   0|    8|          0|
    |tmp_data_0_V_50_fu_1028  |   8|   0|    8|          0|
    |tmp_data_0_V_51_fu_1040  |   8|   0|    8|          0|
    |tmp_data_0_V_52_fu_1052  |   8|   0|    8|          0|
    |tmp_data_0_V_53_fu_1064  |   8|   0|    8|          0|
    |tmp_data_0_V_54_fu_1076  |   8|   0|    8|          0|
    |tmp_data_0_V_55_fu_1088  |   8|   0|    8|          0|
    |tmp_data_0_V_56_fu_1100  |   8|   0|    8|          0|
    |tmp_data_0_V_57_fu_1112  |   8|   0|    8|          0|
    |tmp_data_0_V_58_fu_1124  |   8|   0|    8|          0|
    |tmp_data_0_V_59_fu_1136  |   8|   0|    8|          0|
    |tmp_data_0_V_5_fu_488    |   8|   0|    8|          0|
    |tmp_data_0_V_60_fu_1148  |   8|   0|    8|          0|
    |tmp_data_0_V_61_fu_1160  |   8|   0|    8|          0|
    |tmp_data_0_V_62_fu_1172  |   8|   0|    8|          0|
    |tmp_data_0_V_63_fu_1184  |   8|   0|    8|          0|
    |tmp_data_0_V_64_fu_1196  |   8|   0|    8|          0|
    |tmp_data_0_V_65_fu_1208  |   8|   0|    8|          0|
    |tmp_data_0_V_66_fu_1220  |   8|   0|    8|          0|
    |tmp_data_0_V_67_fu_1232  |   8|   0|    8|          0|
    |tmp_data_0_V_68_fu_1244  |   8|   0|    8|          0|
    |tmp_data_0_V_69_fu_1256  |   8|   0|    8|          0|
    |tmp_data_0_V_6_fu_500    |   8|   0|    8|          0|
    |tmp_data_0_V_70_fu_1268  |   8|   0|    8|          0|
    |tmp_data_0_V_71_fu_1280  |   8|   0|    8|          0|
    |tmp_data_0_V_72_fu_1292  |   8|   0|    8|          0|
    |tmp_data_0_V_73_fu_1304  |   8|   0|    8|          0|
    |tmp_data_0_V_74_fu_1316  |   8|   0|    8|          0|
    |tmp_data_0_V_75_fu_1328  |   8|   0|    8|          0|
    |tmp_data_0_V_76_fu_1340  |   8|   0|    8|          0|
    |tmp_data_0_V_77_fu_1352  |   8|   0|    8|          0|
    |tmp_data_0_V_78_fu_1364  |   8|   0|    8|          0|
    |tmp_data_0_V_79_fu_1376  |   8|   0|    8|          0|
    |tmp_data_0_V_7_fu_512    |   8|   0|    8|          0|
    |tmp_data_0_V_80_fu_1388  |   8|   0|    8|          0|
    |tmp_data_0_V_81_fu_1400  |   8|   0|    8|          0|
    |tmp_data_0_V_82_fu_1412  |   8|   0|    8|          0|
    |tmp_data_0_V_83_fu_1424  |   8|   0|    8|          0|
    |tmp_data_0_V_84_fu_1436  |   8|   0|    8|          0|
    |tmp_data_0_V_8_fu_524    |   8|   0|    8|          0|
    |tmp_data_0_V_9_fu_536    |   8|   0|    8|          0|
    |tmp_data_0_V_fu_476      |   8|   0|    8|          0|
    |tmp_data_10_V_reg_6801   |  25|   0|   25|          0|
    |tmp_data_11_V_reg_6806   |  25|   0|   25|          0|
    |tmp_data_12_V_reg_6811   |  25|   0|   25|          0|
    |tmp_data_13_V_reg_6816   |  25|   0|   25|          0|
    |tmp_data_14_V_reg_6821   |  25|   0|   25|          0|
    |tmp_data_15_V_reg_6826   |  25|   0|   25|          0|
    |tmp_data_1_V83_reg_6756  |  25|   0|   25|          0|
    |tmp_data_1_V_10_fu_576   |   8|   0|    8|          0|
    |tmp_data_1_V_11_fu_588   |   8|   0|    8|          0|
    |tmp_data_1_V_12_fu_600   |   8|   0|    8|          0|
    |tmp_data_1_V_13_fu_612   |   8|   0|    8|          0|
    |tmp_data_1_V_14_fu_624   |   8|   0|    8|          0|
    |tmp_data_1_V_15_fu_636   |   8|   0|    8|          0|
    |tmp_data_1_V_16_fu_648   |   8|   0|    8|          0|
    |tmp_data_1_V_17_fu_660   |   8|   0|    8|          0|
    |tmp_data_1_V_18_fu_672   |   8|   0|    8|          0|
    |tmp_data_1_V_19_fu_684   |   8|   0|    8|          0|
    |tmp_data_1_V_20_fu_696   |   8|   0|    8|          0|
    |tmp_data_1_V_21_fu_708   |   8|   0|    8|          0|
    |tmp_data_1_V_22_fu_720   |   8|   0|    8|          0|
    |tmp_data_1_V_23_fu_732   |   8|   0|    8|          0|
    |tmp_data_1_V_24_fu_744   |   8|   0|    8|          0|
    |tmp_data_1_V_25_fu_756   |   8|   0|    8|          0|
    |tmp_data_1_V_26_fu_768   |   8|   0|    8|          0|
    |tmp_data_1_V_27_fu_780   |   8|   0|    8|          0|
    |tmp_data_1_V_28_fu_792   |   8|   0|    8|          0|
    |tmp_data_1_V_29_fu_804   |   8|   0|    8|          0|
    |tmp_data_1_V_30_fu_816   |   8|   0|    8|          0|
    |tmp_data_1_V_31_fu_828   |   8|   0|    8|          0|
    |tmp_data_1_V_32_fu_840   |   8|   0|    8|          0|
    |tmp_data_1_V_33_fu_852   |   8|   0|    8|          0|
    |tmp_data_1_V_34_fu_864   |   8|   0|    8|          0|
    |tmp_data_1_V_35_fu_876   |   8|   0|    8|          0|
    |tmp_data_1_V_36_fu_888   |   8|   0|    8|          0|
    |tmp_data_1_V_37_fu_900   |   8|   0|    8|          0|
    |tmp_data_1_V_38_fu_912   |   8|   0|    8|          0|
    |tmp_data_1_V_39_fu_924   |   8|   0|    8|          0|
    |tmp_data_1_V_3_fu_492    |   8|   0|    8|          0|
    |tmp_data_1_V_40_fu_936   |   8|   0|    8|          0|
    |tmp_data_1_V_41_fu_948   |   8|   0|    8|          0|
    |tmp_data_1_V_42_fu_960   |   8|   0|    8|          0|
    |tmp_data_1_V_43_fu_972   |   8|   0|    8|          0|
    |tmp_data_1_V_44_fu_984   |   8|   0|    8|          0|
    |tmp_data_1_V_45_fu_996   |   8|   0|    8|          0|
    |tmp_data_1_V_46_fu_1008  |   8|   0|    8|          0|
    |tmp_data_1_V_47_fu_1020  |   8|   0|    8|          0|
    |tmp_data_1_V_48_fu_1032  |   8|   0|    8|          0|
    |tmp_data_1_V_49_fu_1044  |   8|   0|    8|          0|
    |tmp_data_1_V_4_fu_504    |   8|   0|    8|          0|
    |tmp_data_1_V_50_fu_1056  |   8|   0|    8|          0|
    |tmp_data_1_V_51_fu_1068  |   8|   0|    8|          0|
    |tmp_data_1_V_52_fu_1080  |   8|   0|    8|          0|
    |tmp_data_1_V_53_fu_1092  |   8|   0|    8|          0|
    |tmp_data_1_V_54_fu_1104  |   8|   0|    8|          0|
    |tmp_data_1_V_55_fu_1116  |   8|   0|    8|          0|
    |tmp_data_1_V_56_fu_1128  |   8|   0|    8|          0|
    |tmp_data_1_V_57_fu_1140  |   8|   0|    8|          0|
    |tmp_data_1_V_58_fu_1152  |   8|   0|    8|          0|
    |tmp_data_1_V_59_fu_1164  |   8|   0|    8|          0|
    |tmp_data_1_V_5_fu_516    |   8|   0|    8|          0|
    |tmp_data_1_V_60_fu_1176  |   8|   0|    8|          0|
    |tmp_data_1_V_61_fu_1188  |   8|   0|    8|          0|
    |tmp_data_1_V_62_fu_1200  |   8|   0|    8|          0|
    |tmp_data_1_V_63_fu_1212  |   8|   0|    8|          0|
    |tmp_data_1_V_64_fu_1224  |   8|   0|    8|          0|
    |tmp_data_1_V_65_fu_1236  |   8|   0|    8|          0|
    |tmp_data_1_V_66_fu_1248  |   8|   0|    8|          0|
    |tmp_data_1_V_67_fu_1260  |   8|   0|    8|          0|
    |tmp_data_1_V_68_fu_1272  |   8|   0|    8|          0|
    |tmp_data_1_V_69_fu_1284  |   8|   0|    8|          0|
    |tmp_data_1_V_6_fu_528    |   8|   0|    8|          0|
    |tmp_data_1_V_70_fu_1296  |   8|   0|    8|          0|
    |tmp_data_1_V_71_fu_1308  |   8|   0|    8|          0|
    |tmp_data_1_V_72_fu_1320  |   8|   0|    8|          0|
    |tmp_data_1_V_73_fu_1332  |   8|   0|    8|          0|
    |tmp_data_1_V_74_fu_1344  |   8|   0|    8|          0|
    |tmp_data_1_V_75_fu_1356  |   8|   0|    8|          0|
    |tmp_data_1_V_76_fu_1368  |   8|   0|    8|          0|
    |tmp_data_1_V_77_fu_1380  |   8|   0|    8|          0|
    |tmp_data_1_V_78_fu_1392  |   8|   0|    8|          0|
    |tmp_data_1_V_79_fu_1404  |   8|   0|    8|          0|
    |tmp_data_1_V_7_fu_540    |   8|   0|    8|          0|
    |tmp_data_1_V_80_fu_1416  |   8|   0|    8|          0|
    |tmp_data_1_V_81_fu_1428  |   8|   0|    8|          0|
    |tmp_data_1_V_82_fu_1440  |   8|   0|    8|          0|
    |tmp_data_1_V_8_fu_552    |   8|   0|    8|          0|
    |tmp_data_1_V_9_fu_564    |   8|   0|    8|          0|
    |tmp_data_1_V_fu_480      |   8|   0|    8|          0|
    |tmp_data_2_V83_reg_6761  |  25|   0|   25|          0|
    |tmp_data_2_V_10_fu_580   |   8|   0|    8|          0|
    |tmp_data_2_V_11_fu_592   |   8|   0|    8|          0|
    |tmp_data_2_V_12_fu_604   |   8|   0|    8|          0|
    |tmp_data_2_V_13_fu_616   |   8|   0|    8|          0|
    |tmp_data_2_V_14_fu_628   |   8|   0|    8|          0|
    |tmp_data_2_V_15_fu_640   |   8|   0|    8|          0|
    |tmp_data_2_V_16_fu_652   |   8|   0|    8|          0|
    |tmp_data_2_V_17_fu_664   |   8|   0|    8|          0|
    |tmp_data_2_V_18_fu_676   |   8|   0|    8|          0|
    |tmp_data_2_V_19_fu_688   |   8|   0|    8|          0|
    |tmp_data_2_V_20_fu_700   |   8|   0|    8|          0|
    |tmp_data_2_V_21_fu_712   |   8|   0|    8|          0|
    |tmp_data_2_V_22_fu_724   |   8|   0|    8|          0|
    |tmp_data_2_V_23_fu_736   |   8|   0|    8|          0|
    |tmp_data_2_V_24_fu_748   |   8|   0|    8|          0|
    |tmp_data_2_V_25_fu_760   |   8|   0|    8|          0|
    |tmp_data_2_V_26_fu_772   |   8|   0|    8|          0|
    |tmp_data_2_V_27_fu_784   |   8|   0|    8|          0|
    |tmp_data_2_V_28_fu_796   |   8|   0|    8|          0|
    |tmp_data_2_V_29_fu_808   |   8|   0|    8|          0|
    |tmp_data_2_V_30_fu_820   |   8|   0|    8|          0|
    |tmp_data_2_V_31_fu_832   |   8|   0|    8|          0|
    |tmp_data_2_V_32_fu_844   |   8|   0|    8|          0|
    |tmp_data_2_V_33_fu_856   |   8|   0|    8|          0|
    |tmp_data_2_V_34_fu_868   |   8|   0|    8|          0|
    |tmp_data_2_V_35_fu_880   |   8|   0|    8|          0|
    |tmp_data_2_V_36_fu_892   |   8|   0|    8|          0|
    |tmp_data_2_V_37_fu_904   |   8|   0|    8|          0|
    |tmp_data_2_V_38_fu_916   |   8|   0|    8|          0|
    |tmp_data_2_V_39_fu_928   |   8|   0|    8|          0|
    |tmp_data_2_V_3_fu_496    |   8|   0|    8|          0|
    |tmp_data_2_V_40_fu_940   |   8|   0|    8|          0|
    |tmp_data_2_V_41_fu_952   |   8|   0|    8|          0|
    |tmp_data_2_V_42_fu_964   |   8|   0|    8|          0|
    |tmp_data_2_V_43_fu_976   |   8|   0|    8|          0|
    |tmp_data_2_V_44_fu_988   |   8|   0|    8|          0|
    |tmp_data_2_V_45_fu_1000  |   8|   0|    8|          0|
    |tmp_data_2_V_46_fu_1012  |   8|   0|    8|          0|
    |tmp_data_2_V_47_fu_1024  |   8|   0|    8|          0|
    |tmp_data_2_V_48_fu_1036  |   8|   0|    8|          0|
    |tmp_data_2_V_49_fu_1048  |   8|   0|    8|          0|
    |tmp_data_2_V_4_fu_508    |   8|   0|    8|          0|
    |tmp_data_2_V_50_fu_1060  |   8|   0|    8|          0|
    |tmp_data_2_V_51_fu_1072  |   8|   0|    8|          0|
    |tmp_data_2_V_52_fu_1084  |   8|   0|    8|          0|
    |tmp_data_2_V_53_fu_1096  |   8|   0|    8|          0|
    |tmp_data_2_V_54_fu_1108  |   8|   0|    8|          0|
    |tmp_data_2_V_55_fu_1120  |   8|   0|    8|          0|
    |tmp_data_2_V_56_fu_1132  |   8|   0|    8|          0|
    |tmp_data_2_V_57_fu_1144  |   8|   0|    8|          0|
    |tmp_data_2_V_58_fu_1156  |   8|   0|    8|          0|
    |tmp_data_2_V_59_fu_1168  |   8|   0|    8|          0|
    |tmp_data_2_V_5_fu_520    |   8|   0|    8|          0|
    |tmp_data_2_V_60_fu_1180  |   8|   0|    8|          0|
    |tmp_data_2_V_61_fu_1192  |   8|   0|    8|          0|
    |tmp_data_2_V_62_fu_1204  |   8|   0|    8|          0|
    |tmp_data_2_V_63_fu_1216  |   8|   0|    8|          0|
    |tmp_data_2_V_64_fu_1228  |   8|   0|    8|          0|
    |tmp_data_2_V_65_fu_1240  |   8|   0|    8|          0|
    |tmp_data_2_V_66_fu_1252  |   8|   0|    8|          0|
    |tmp_data_2_V_67_fu_1264  |   8|   0|    8|          0|
    |tmp_data_2_V_68_fu_1276  |   8|   0|    8|          0|
    |tmp_data_2_V_69_fu_1288  |   8|   0|    8|          0|
    |tmp_data_2_V_6_fu_532    |   8|   0|    8|          0|
    |tmp_data_2_V_70_fu_1300  |   8|   0|    8|          0|
    |tmp_data_2_V_71_fu_1312  |   8|   0|    8|          0|
    |tmp_data_2_V_72_fu_1324  |   8|   0|    8|          0|
    |tmp_data_2_V_73_fu_1336  |   8|   0|    8|          0|
    |tmp_data_2_V_74_fu_1348  |   8|   0|    8|          0|
    |tmp_data_2_V_75_fu_1360  |   8|   0|    8|          0|
    |tmp_data_2_V_76_fu_1372  |   8|   0|    8|          0|
    |tmp_data_2_V_77_fu_1384  |   8|   0|    8|          0|
    |tmp_data_2_V_78_fu_1396  |   8|   0|    8|          0|
    |tmp_data_2_V_79_fu_1408  |   8|   0|    8|          0|
    |tmp_data_2_V_7_fu_544    |   8|   0|    8|          0|
    |tmp_data_2_V_80_fu_1420  |   8|   0|    8|          0|
    |tmp_data_2_V_81_fu_1432  |   8|   0|    8|          0|
    |tmp_data_2_V_82_fu_1444  |   8|   0|    8|          0|
    |tmp_data_2_V_8_fu_556    |   8|   0|    8|          0|
    |tmp_data_2_V_9_fu_568    |   8|   0|    8|          0|
    |tmp_data_2_V_fu_484      |   8|   0|    8|          0|
    |tmp_data_3_V_reg_6766    |  25|   0|   25|          0|
    |tmp_data_4_V_reg_6771    |  25|   0|   25|          0|
    |tmp_data_5_V_reg_6776    |  25|   0|   25|          0|
    |tmp_data_6_V_reg_6781    |  25|   0|   25|          0|
    |tmp_data_7_V_reg_6786    |  25|   0|   25|          0|
    |tmp_data_8_V_reg_6791    |  25|   0|   25|          0|
    |tmp_data_9_V_reg_6796    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2371|   0| 2371|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<25,14,5,3,0>,16u>,config10> | return value |
|data_stream_V_data_0_V_dout     |  in |    8|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_1_V_dout     |  in |    8|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_2_V_dout     |  in |    8|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_0_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din       | out |   25|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_10_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_11_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_12_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_13_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_14_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_15_V_din      | out |   25|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

