SR FLIP FLOP

module sr_ff(clk,rst,s,r,q);
input clk,rst,s,r;
output reg q;
  always@(posedge clk or posedge rst)
begin
  case({s,r})
2'b00:q<=q;
2'b01:q<=0;
2'b10:q<=1;
2'b11:q<=1'bx;
  endcase
end
endmodule

//TESTBENCH
module tb;
reg clk,rst,s,r;
wire q;
  sr_ff dut(.clk(clk),.rst(rst),.s(s),.r(r),.q(q));
initial 
begin
  $dumpfile("dump.vcd");$dumpvars;
#10
s=0;r=0;
#10
s=0;r=1;
#10
s=1;r=0;
#10
s=1;r=1;
#10
  $finish();
end
endmodule
