{"vcs1":{"timestamp_begin":1730386732.097516955, "rt":1.74, "ut":0.53, "st":0.33}}
{"vcselab":{"timestamp_begin":1730386733.926180571, "rt":1.34, "ut":0.31, "st":0.19}}
{"link":{"timestamp_begin":1730386735.358941942, "rt":0.38, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730386731.260007764}
{"VCS_COMP_START_TIME": 1730386731.260007764}
{"VCS_COMP_END_TIME": 1730386737.392379090}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330936}}
{"stitch_vcselab": {"peak_mem": 223352}}
