# HALF-ADDER-VERIOG
This is the code used to implement the HALF ADDER in Vivado using Verilog
