# Kavin Raj Dennis
### RTL Design Engineer

## Profile
 - [LinkedIn](https://www.linkedin.com/in/kavinxraj)
 - [LinuxFoundation](https://openprofile.dev/profile/kavinxraj)
 - [HackerRank](https://www.hackerrank.com/kavinxraj)

## Contact
Mail : kavinxraj@gmail.com

## Intrested In
 - Computer Architecture
 - RISC V
 - SoC Design

## Skills
 - Digital circuit Design, RTL Design
 - System Verilog, Verilog
 - Synthesis, Equivalence Checking
 - Basics of UPF and SDC
 - Low Power Design
 - Static Timing Analysis
 - RTL-to-GDS flow
 - Perl / Tcl Scripting
 - Bash/Csh Linux Shell
 - Finite State Machine Design
 - Computer Architecture
 - Computer Hardware

## EDA Tool Experience
 - Simulation
   - vcs
   - xcelium
 - Synthesis
   - fusion compiler
   - genus
 - Static Checks ( Lint | CDC )
   - spyglass
 - General
   - git
   - vim
