****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Tue Nov  1 11:45:03 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (51.76, 26.62)] [Net: clk] [Fanout: 9] 
 (1) ctobgt_inst_15397:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.52, 8.45)] [Net: ctobgt_0] [Fanout: 3] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 31] 
   (3) ccd_setup_inst_22848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.63, 2.30)] [Net: ccd_setup_3] [Fanout: 2] 
    (4) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.02, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.36, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.39, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.31, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.94, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.42, 3.43)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 3.84)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.16, 2.71)] [BALANCE PIN] [Offset values] 
   (3) ccd_setup_inst_23041:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.92, 2.30)] [Net: ccd_setup_16] [Fanout: 1] 
    (4) ccd_setup_inst_23040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.07, 3.84)] [Net: ccd_setup_15] [Fanout: 1] 
     (5) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.54, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.21, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.90)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 16.13)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 28] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.21)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15118:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (43.14, 3.84)] [Net: cts13] [Fanout: 3] 
    (4) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 15.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 21.14)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.39, 3.84)] [Net: cts12] [Fanout: 3] 
    (4) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.07, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 21.14)] [BALANCE PIN] [Offset values] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 21.87)] [BALANCE PIN] [Offset values] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 48.38)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.89, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 50.32)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.86, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 26] 
  (2) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.74, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.22, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 42.64)] [BALANCE PIN] [Offset values] 
  (2) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 43.37)] [BALANCE PIN] [Offset values] 
  (2) cto_buf_15115:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (23.62, 36.10)] [Net: cts10] [Fanout: 7] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 44.18)] [BALANCE PIN] [Offset values] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.87, 46.44)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 5.38)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 30] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.60, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [BALANCE PIN] [Offset values] 
  (2) ccd_setup_inst_22833:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (31.68, 3.84)] [Net: ccd_setup_2] [Fanout: 3] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.00, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 7.32)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 43.78)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
  (2) ccd_setup_inst_23032:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 43.78)] [Net: ccd_setup_10] [Fanout: 32] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [BALANCE PIN] [Offset values] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 37.23)] [BALANCE PIN] [Offset values] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 41.83)] [BALANCE PIN] [Offset values] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.76)] [BALANCE PIN] [Offset values] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.82, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 45.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.78, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 35.69)] [BALANCE PIN] [Offset values] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 39.57)] [BALANCE PIN] [Offset values] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.76, 48.79)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.94, 46.85)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 43.37)] [BALANCE PIN] [Offset values] 
  (2) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.81, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.65, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 42.64)] [BALANCE PIN] [Offset values] 
  (2) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.80, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.10, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.94, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.10, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 51.05)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 42.24)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 29] 
  (2) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [BALANCE PIN] [Offset values] 
  (2) ccd_setup_inst_23037:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.13, 45.31)] [Net: ccd_setup_13] [Fanout: 4] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.98, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 41.83)] [BALANCE PIN] [Offset values] 
  (2) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 41.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 38.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 38.76)] [BALANCE PIN] [Offset values] 
  (2) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 39.57)] [BALANCE PIN] [Offset values] 
  (2) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.50, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 34.15)] [BALANCE PIN] [Offset values] 
  (2) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
  (2) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
  (2) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [BALANCE PIN] [Offset values] 
  (2) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 35.69)] [BALANCE PIN] [Offset values] 
  (2) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [BALANCE PIN] [Offset values] 
  (2) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
  (2) cto_buf_15113:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.06, 3.84)] [Net: cts8] [Fanout: 1] 
   (3) ccd_setup_inst_22832:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.26, 5.38)] [Net: ccd_setup_1] [Fanout: 1] 
    (4) ccd_setup_inst_22831:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (12.35, 3.84)] [Net: ccd_setup_0] [Fanout: 12] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [BALANCE PIN] [Offset values] 
     (5) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [BALANCE PIN] [Offset values] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [BALANCE PIN] [Offset values] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
     (5) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [BALANCE PIN] [Offset values] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
  (2) cto_buf_15112:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (35.71, 23.81)] [Net: cts7] [Fanout: 20] 
   (3) ccd_setup_inst_22850:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.42, 13.06)] [Net: ccd_setup_5] [Fanout: 1] 
    (4) ccd_setup_inst_22849:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.74, 13.06)] [Net: ccd_setup_4] [Fanout: 1] 
     (5) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 12.65)] [BALANCE PIN] [Offset values] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 10.39)] [BALANCE PIN] [Offset values] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 13.46)] [BALANCE PIN] [Offset values] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 11.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 18.07)] [BALANCE PIN] [Offset values] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [BALANCE PIN] [Offset values] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 10.39)] [BALANCE PIN] [Offset values] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 15.00)] [BALANCE PIN] [Offset values] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 12.65)] [BALANCE PIN] [Offset values] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 15.00)] [BALANCE PIN] [Offset values] 
 (1) cto_buf_14991:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 20.74)] [Net: cts0] [Fanout: 3] 
  (2) cto_buf_15110:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 40.70)] [Net: cts5] [Fanout: 2] 
   (3) cto_buf_15109:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.41, 43.78)] [Net: cts4] [Fanout: 1] 
    (4) cto_buf_15106:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.30, 45.31)] [Net: cts1] [Fanout: 6] 
     (5) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 25.75)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 36.49)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.95)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 32.63)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.68, 51.06)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.17)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (51.20, 14.59)] [Net: cts3] [Fanout: 1] 
    (4) cto_buf_15107:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 46.85)] [Net: cts2] [Fanout: 6] 
     (5) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 49.53)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 47.99)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 51.06)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 50.31)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 50.31)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 48.78)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.11, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 29] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 31.89)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_2/cts_buf_35214848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.88, 26.88)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 4] 
    (4) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 28.01)] [BALANCE PIN] [Offset values] 
    (4) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 25.75)] [BALANCE PIN] [Offset values] 
    (4) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 24.94)] [BALANCE PIN] [Offset values] 
    (4) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.00, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 30.36)] [BALANCE PIN] [Offset values] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 29.55)] [BALANCE PIN] [Offset values] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 34.15)] [BALANCE PIN] [Offset values] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 30.36)] [BALANCE PIN] [Offset values] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.14)] [BALANCE PIN] [Offset values] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.87)] [BALANCE PIN] [Offset values] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 29.55)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 13.06)] [Net: clk_gate_out_reg_10/p_abuf0] [ICG] [Fanout: 1] 
   (3) cto_buf_15111:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.35, 2.30)] [Net: cts6] [Fanout: 15] 
    (4) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 16.53)] [BALANCE PIN] [Offset values] 
    (4) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 20.33)] [BALANCE PIN] [Offset values] 
    (4) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [BALANCE PIN] [Offset values] 
    (4) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/cts_buf_38514881:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (40.00, 16.13)] [Net: clk_gate_out_reg_10/ENCLK] [Fanout: 7] 
     (5) ccd_setup_inst_22852:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.51, 16.13)] [Net: ccd_setup_6] [Fanout: 12] 
      (6) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 17.26)] [BALANCE PIN] [Offset values] 
      (6) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 21.14)] [BALANCE PIN] [Offset values] 
      (6) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 16.53)] [BALANCE PIN] [Offset values] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 17.26)] [BALANCE PIN] [Offset values] 
      (6) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 18.79)] [BALANCE PIN] [Offset values] 
      (6) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 19.60)] [BALANCE PIN] [Offset values] 
      (6) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 18.07)] [BALANCE PIN] [Offset values] 
      (6) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 14.19)] [BALANCE PIN] [Offset values] 
      (6) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 21.87)] [BALANCE PIN] [Offset values] 
      (6) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 18.07)] [BALANCE PIN] [Offset values] 
      (6) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 15.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 16.53)] [BALANCE PIN] [Offset values] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.67, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 20.33)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 17.26)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 19.60)] [BALANCE PIN] [Offset values] 
    (4) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 10.39)] [BALANCE PIN] [Offset values] 
    (4) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.11)] [BALANCE PIN] [Offset values] 
    (4) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
    (4) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.72)] [BALANCE PIN] [Offset values] 
    (4) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.92)] [BALANCE PIN] [Offset values] 
    (4) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_15116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.38, 13.06)] [Net: cts11] [Fanout: 1] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 17.26)] [BALANCE PIN] [Offset values] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (51.76, 26.62)] [Net: clk] [Fanout: 9] 
 (1) ctobgt_inst_15397:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.52, 8.45)] [Net: ctobgt_0] [Fanout: 3] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 31] 
   (3) ccd_setup_inst_22848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.63, 2.30)] [Net: ccd_setup_3] [Fanout: 2] 
    (4) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 1.17)] [SINK PIN] 
    (4) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.02, 1.90)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 1.90)] [SINK PIN] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 1.17)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 2.71)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.36, 1.17)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 1.90)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 2.71)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 1.17)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 1.90)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.39, 1.17)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 1.90)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 1.17)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 1.90)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 2.71)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 2.71)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 1.90)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.31, 3.43)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 1.17)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 2.71)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.94, 3.43)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.17)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 2.71)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 2.71)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 1.90)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 1.90)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.17)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.42, 3.43)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 3.84)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.16, 2.71)] [SINK PIN] 
   (3) ccd_setup_inst_23041:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.92, 2.30)] [Net: ccd_setup_16] [Fanout: 1] 
    (4) ccd_setup_inst_23040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.07, 3.84)] [Net: ccd_setup_15] [Fanout: 1] 
     (5) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 1.90)] [SINK PIN] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 5.78)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.97)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 2.71)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 5.78)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 2.71)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 3.43)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.17)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 3.43)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.90)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.54, 1.17)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 2.71)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 1.90)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 2.71)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 2.71)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 2.71)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.90)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 2.71)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 2.71)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.21, 1.90)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 2.71)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.90)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 16.13)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 28] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 26.47)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.21)] [SINK PIN] 
   (3) cto_buf_15118:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (43.14, 3.84)] [Net: cts13] [Fanout: 3] 
    (4) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [SINK PIN] 
    (4) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 1.17)] [SINK PIN] 
    (4) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 15.72)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 21.14)] [SINK PIN] 
   (3) cto_buf_15117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.39, 3.84)] [Net: cts12] [Fanout: 3] 
    (4) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.07, 1.17)] [SINK PIN] 
    (4) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 1.90)] [SINK PIN] 
    (4) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 1.90)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.21)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 21.14)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [SINK PIN] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.21)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 24.21)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 23.40)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 22.68)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.94)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.94)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 27.28)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 21.87)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 22.68)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 27.28)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 23.40)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.94)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.01)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 22.68)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 23.40)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 23.40)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 24.94)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [SINK PIN] 
 (1) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 48.38)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 49.51)] [SINK PIN] 
  (2) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 48.79)] [SINK PIN] 
  (2) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 50.32)] [SINK PIN] 
  (2) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 48.79)] [SINK PIN] 
  (2) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 50.32)] [SINK PIN] 
  (2) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
  (2) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [SINK PIN] 
  (2) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 50.32)] [SINK PIN] 
  (2) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
  (2) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 48.79)] [SINK PIN] 
  (2) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 51.05)] [SINK PIN] 
  (2) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 51.05)] [SINK PIN] 
  (2) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 50.32)] [SINK PIN] 
  (2) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
  (2) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
  (2) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 50.32)] [SINK PIN] 
  (2) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 51.05)] [SINK PIN] 
  (2) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 47.25)] [SINK PIN] 
  (2) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
  (2) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 50.32)] [SINK PIN] 
  (2) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 50.32)] [SINK PIN] 
  (2) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.89, 49.51)] [SINK PIN] 
  (2) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 50.32)] [SINK PIN] 
  (2) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 49.51)] [SINK PIN] 
  (2) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 49.51)] [SINK PIN] 
  (2) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 48.79)] [SINK PIN] 
  (2) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 51.05)] [SINK PIN] 
  (2) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 45.72)] [SINK PIN] 
  (2) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 49.51)] [SINK PIN] 
  (2) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
  (2) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 49.51)] [SINK PIN] 
  (2) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 50.32)] [SINK PIN] 
 (1) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.86, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 26] 
  (2) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 48.79)] [SINK PIN] 
  (2) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.74, 46.44)] [SINK PIN] 
  (2) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 46.44)] [SINK PIN] 
  (2) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 47.98)] [SINK PIN] 
  (2) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
  (2) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.22, 47.98)] [SINK PIN] 
  (2) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 47.25)] [SINK PIN] 
  (2) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 46.44)] [SINK PIN] 
  (2) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 46.44)] [SINK PIN] 
  (2) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 48.79)] [SINK PIN] 
  (2) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 42.64)] [SINK PIN] 
  (2) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 47.98)] [SINK PIN] 
  (2) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 47.98)] [SINK PIN] 
  (2) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 47.25)] [SINK PIN] 
  (2) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 46.44)] [SINK PIN] 
  (2) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 48.79)] [SINK PIN] 
  (2) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 48.79)] [SINK PIN] 
  (2) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 46.44)] [SINK PIN] 
  (2) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 47.98)] [SINK PIN] 
  (2) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 46.44)] [SINK PIN] 
  (2) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 47.25)] [SINK PIN] 
  (2) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 43.37)] [SINK PIN] 
  (2) cto_buf_15115:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (23.62, 36.10)] [Net: cts10] [Fanout: 7] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 44.18)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 47.25)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
  (2) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 48.79)] [SINK PIN] 
  (2) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 47.25)] [SINK PIN] 
  (2) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.87, 46.44)] [SINK PIN] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 5.38)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 30] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [SINK PIN] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 1.17)] [SINK PIN] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 4.24)] [SINK PIN] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 2.71)] [SINK PIN] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.90)] [SINK PIN] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 1.90)] [SINK PIN] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 1.90)] [SINK PIN] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 1.17)] [SINK PIN] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 1.17)] [SINK PIN] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 2.71)] [SINK PIN] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 4.97)] [SINK PIN] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 1.17)] [SINK PIN] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 1.17)] [SINK PIN] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.04)] [SINK PIN] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [SINK PIN] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 1.90)] [SINK PIN] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [SINK PIN] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 1.17)] [SINK PIN] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 1.17)] [SINK PIN] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 1.17)] [SINK PIN] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.60, 9.58)] [SINK PIN] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [SINK PIN] 
  (2) ccd_setup_inst_22833:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (31.68, 3.84)] [Net: ccd_setup_2] [Fanout: 3] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 1.17)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 1.17)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 1.90)] [SINK PIN] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.00, 2.71)] [SINK PIN] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [SINK PIN] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 8.04)] [SINK PIN] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 7.32)] [SINK PIN] 
 (1) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 43.78)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
  (2) ccd_setup_inst_23032:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 43.78)] [Net: ccd_setup_10] [Fanout: 32] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 48.79)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 47.98)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 49.51)] [SINK PIN] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.04)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 47.98)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 47.25)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 37.23)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 47.98)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 49.51)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 48.79)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 41.83)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 50.32)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 48.79)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.76)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.98)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 47.98)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.82, 48.79)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 45.72)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 49.51)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.78, 47.25)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 35.69)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 50.32)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 39.57)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 49.51)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 49.51)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.25)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.76, 48.79)] [SINK PIN] 
 (1) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.94, 46.85)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 50.32)] [SINK PIN] 
  (2) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 51.05)] [SINK PIN] 
  (2) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 51.05)] [SINK PIN] 
  (2) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.18)] [SINK PIN] 
  (2) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 51.05)] [SINK PIN] 
  (2) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.91)] [SINK PIN] 
  (2) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 43.37)] [SINK PIN] 
  (2) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 51.05)] [SINK PIN] 
  (2) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 51.05)] [SINK PIN] 
  (2) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.81, 51.05)] [SINK PIN] 
  (2) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 51.05)] [SINK PIN] 
  (2) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.65, 51.05)] [SINK PIN] 
  (2) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 42.64)] [SINK PIN] 
  (2) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.18)] [SINK PIN] 
  (2) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
  (2) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 50.32)] [SINK PIN] 
  (2) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
  (2) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 47.98)] [SINK PIN] 
  (2) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 51.05)] [SINK PIN] 
  (2) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.80, 50.32)] [SINK PIN] 
  (2) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.10, 51.05)] [SINK PIN] 
  (2) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.94, 51.05)] [SINK PIN] 
  (2) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.10, 51.05)] [SINK PIN] 
  (2) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 50.32)] [SINK PIN] 
  (2) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 51.05)] [SINK PIN] 
  (2) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 50.32)] [SINK PIN] 
  (2) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 51.05)] [SINK PIN] 
  (2) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 51.05)] [SINK PIN] 
  (2) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 45.72)] [SINK PIN] 
  (2) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 51.05)] [SINK PIN] 
  (2) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 50.32)] [SINK PIN] 
  (2) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 51.05)] [SINK PIN] 
 (1) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 42.24)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 29] 
  (2) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [SINK PIN] 
  (2) ccd_setup_inst_23037:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.13, 45.31)] [Net: ccd_setup_13] [Fanout: 4] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 49.51)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.98, 49.51)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 50.32)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 47.98)] [SINK PIN] 
  (2) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 51.05)] [SINK PIN] 
  (2) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.91)] [SINK PIN] 
  (2) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 41.83)] [SINK PIN] 
  (2) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 46.44)] [SINK PIN] 
  (2) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 50.32)] [SINK PIN] 
  (2) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 41.11)] [SINK PIN] 
  (2) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 38.04)] [SINK PIN] 
  (2) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 38.76)] [SINK PIN] 
  (2) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 45.72)] [SINK PIN] 
  (2) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 49.51)] [SINK PIN] 
  (2) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 50.32)] [SINK PIN] 
  (2) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 39.57)] [SINK PIN] 
  (2) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.50, 49.51)] [SINK PIN] 
  (2) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 50.32)] [SINK PIN] 
  (2) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
  (2) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
  (2) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 34.15)] [SINK PIN] 
  (2) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
  (2) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
  (2) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [SINK PIN] 
  (2) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [SINK PIN] 
  (2) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 50.32)] [SINK PIN] 
  (2) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 35.69)] [SINK PIN] 
  (2) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
  (2) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [SINK PIN] 
  (2) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
  (2) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [SINK PIN] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
  (2) cto_buf_15113:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.06, 3.84)] [Net: cts8] [Fanout: 1] 
   (3) ccd_setup_inst_22832:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.26, 5.38)] [Net: ccd_setup_1] [Fanout: 1] 
    (4) ccd_setup_inst_22831:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (12.35, 3.84)] [Net: ccd_setup_0] [Fanout: 12] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [SINK PIN] 
     (5) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [SINK PIN] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [SINK PIN] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [SINK PIN] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
     (5) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [SINK PIN] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
  (2) cto_buf_15112:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (35.71, 23.81)] [Net: cts7] [Fanout: 20] 
   (3) ccd_setup_inst_22850:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.42, 13.06)] [Net: ccd_setup_5] [Fanout: 1] 
    (4) ccd_setup_inst_22849:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.74, 13.06)] [Net: ccd_setup_4] [Fanout: 1] 
     (5) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 12.65)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 7.32)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 14.19)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 14.19)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 10.39)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 13.46)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 11.11)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.04)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 18.07)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.11)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 10.39)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.92)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 11.92)] [SINK PIN] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 15.00)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 8.85)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 14.19)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 12.65)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 15.00)] [SINK PIN] 
 (1) cto_buf_14991:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 20.74)] [Net: cts0] [Fanout: 3] 
  (2) cto_buf_15110:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 40.70)] [Net: cts5] [Fanout: 2] 
   (3) cto_buf_15109:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.41, 43.78)] [Net: cts4] [Fanout: 1] 
    (4) cto_buf_15106:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.30, 45.31)] [Net: cts1] [Fanout: 6] 
     (5) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 25.75)] [SINK PIN] 
     (5) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 36.49)] [SINK PIN] 
     (5) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.95)] [SINK PIN] 
     (5) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 32.63)] [SINK PIN] 
     (5) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.68, 51.06)] [SINK PIN] 
     (5) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.17)] [SINK PIN] 
   (3) cto_buf_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (51.20, 14.59)] [Net: cts3] [Fanout: 1] 
    (4) cto_buf_15107:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 46.85)] [Net: cts2] [Fanout: 6] 
     (5) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 49.53)] [SINK PIN] 
     (5) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 47.99)] [SINK PIN] 
     (5) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 51.06)] [SINK PIN] 
     (5) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 50.31)] [SINK PIN] 
     (5) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 50.31)] [SINK PIN] 
     (5) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 48.78)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.11, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 29] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.82)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 31.89)] [SINK PIN] 
   (3) clk_gate_out_reg_2/cts_buf_35214848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.88, 26.88)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 4] 
    (4) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 28.01)] [SINK PIN] 
    (4) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 25.75)] [SINK PIN] 
    (4) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 24.94)] [SINK PIN] 
    (4) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 26.47)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.00, 33.43)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 28.82)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 30.36)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 29.55)] [SINK PIN] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 34.15)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.08)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 27.28)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 33.43)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 28.82)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.89)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.08)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 33.43)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.01)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 31.08)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 30.36)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 27.28)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.14)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.87)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 32.62)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.08)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.89)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 29.55)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 13.06)] [Net: clk_gate_out_reg_10/p_abuf0] [ICG] [Fanout: 1] 
   (3) cto_buf_15111:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.35, 2.30)] [Net: cts6] [Fanout: 15] 
    (4) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 2.71)] [SINK PIN] 
    (4) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 16.53)] [SINK PIN] 
    (4) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 20.33)] [SINK PIN] 
    (4) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [SINK PIN] 
    (4) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [SINK PIN] 
    (4) clk_gate_out_reg_10/cts_buf_38514881:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (40.00, 16.13)] [Net: clk_gate_out_reg_10/ENCLK] [Fanout: 7] 
     (5) ccd_setup_inst_22852:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.51, 16.13)] [Net: ccd_setup_6] [Fanout: 12] 
      (6) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 17.26)] [SINK PIN] 
      (6) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 3.43)] [SINK PIN] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 21.14)] [SINK PIN] 
      (6) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 16.53)] [SINK PIN] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 17.26)] [SINK PIN] 
      (6) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 18.79)] [SINK PIN] 
      (6) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 19.60)] [SINK PIN] 
      (6) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 18.07)] [SINK PIN] 
      (6) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 14.19)] [SINK PIN] 
      (6) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 21.87)] [SINK PIN] 
      (6) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 18.07)] [SINK PIN] 
      (6) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 15.72)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 16.53)] [SINK PIN] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.67, 3.43)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 2.71)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 20.33)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 17.26)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 19.60)] [SINK PIN] 
    (4) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 10.39)] [SINK PIN] 
    (4) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.11)] [SINK PIN] 
    (4) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
    (4) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 2.71)] [SINK PIN] 
    (4) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.72)] [SINK PIN] 
    (4) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.92)] [SINK PIN] 
    (4) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
    (4) cto_buf_15116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.38, 13.06)] [Net: cts11] [Fanout: 1] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 3.43)] [SINK PIN] 
    (4) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 17.26)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (51.76, 26.62)] [Net: clk] [Fanout: 9] 
 (1) ctobgt_inst_15397:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.52, 8.45)] [Net: ctobgt_0] [Fanout: 3] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 31] 
   (3) ccd_setup_inst_22848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.63, 2.30)] [Net: ccd_setup_3] [Fanout: 2] 
    (4) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 1.17)] [SINK PIN] 
    (4) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.02, 1.90)] [SINK PIN] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 1.90)] [SINK PIN] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 1.17)] [SINK PIN] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 2.71)] [SINK PIN] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.36, 1.17)] [SINK PIN] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 1.90)] [SINK PIN] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 2.71)] [SINK PIN] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 1.17)] [SINK PIN] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 1.90)] [SINK PIN] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.39, 1.17)] [SINK PIN] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 1.90)] [SINK PIN] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [SINK PIN] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 1.17)] [SINK PIN] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 1.90)] [SINK PIN] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 2.71)] [SINK PIN] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 2.71)] [SINK PIN] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 1.90)] [SINK PIN] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.31, 3.43)] [SINK PIN] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 1.17)] [SINK PIN] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 2.71)] [SINK PIN] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.94, 3.43)] [SINK PIN] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [SINK PIN] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.17)] [SINK PIN] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 2.71)] [SINK PIN] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 2.71)] [SINK PIN] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 1.90)] [SINK PIN] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 1.90)] [SINK PIN] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.17)] [SINK PIN] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.42, 3.43)] [SINK PIN] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 3.84)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.16, 2.71)] [SINK PIN] 
   (3) ccd_setup_inst_23041:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.92, 2.30)] [Net: ccd_setup_16] [Fanout: 1] 
    (4) ccd_setup_inst_23040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.07, 3.84)] [Net: ccd_setup_15] [Fanout: 1] 
     (5) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 1.90)] [SINK PIN] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [SINK PIN] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 5.78)] [SINK PIN] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [SINK PIN] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.97)] [SINK PIN] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [SINK PIN] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 2.71)] [SINK PIN] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 5.78)] [SINK PIN] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [SINK PIN] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 2.71)] [SINK PIN] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 3.43)] [SINK PIN] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.17)] [SINK PIN] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 3.43)] [SINK PIN] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.90)] [SINK PIN] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.54, 1.17)] [SINK PIN] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 2.71)] [SINK PIN] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 1.90)] [SINK PIN] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 2.71)] [SINK PIN] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 2.71)] [SINK PIN] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 2.71)] [SINK PIN] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.90)] [SINK PIN] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 2.71)] [SINK PIN] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 2.71)] [SINK PIN] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.21, 1.90)] [SINK PIN] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 2.71)] [SINK PIN] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [SINK PIN] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.90)] [SINK PIN] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 16.13)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 28] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 26.47)] [SINK PIN] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.21)] [SINK PIN] 
   (3) cto_buf_15118:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (43.14, 3.84)] [Net: cts13] [Fanout: 3] 
    (4) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [SINK PIN] 
    (4) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 1.17)] [SINK PIN] 
    (4) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 15.72)] [SINK PIN] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 21.14)] [SINK PIN] 
   (3) cto_buf_15117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.39, 3.84)] [Net: cts12] [Fanout: 3] 
    (4) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.07, 1.17)] [SINK PIN] 
    (4) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 1.90)] [SINK PIN] 
    (4) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 1.90)] [SINK PIN] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [SINK PIN] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.21)] [SINK PIN] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 21.14)] [SINK PIN] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [SINK PIN] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.21)] [SINK PIN] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 24.21)] [SINK PIN] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 23.40)] [SINK PIN] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 22.68)] [SINK PIN] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.94)] [SINK PIN] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.94)] [SINK PIN] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 27.28)] [SINK PIN] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 21.87)] [SINK PIN] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 22.68)] [SINK PIN] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 27.28)] [SINK PIN] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 23.40)] [SINK PIN] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.94)] [SINK PIN] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.01)] [SINK PIN] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 22.68)] [SINK PIN] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 23.40)] [SINK PIN] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 23.40)] [SINK PIN] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 24.94)] [SINK PIN] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [SINK PIN] 
 (1) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 48.38)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 49.51)] [SINK PIN] 
  (2) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 48.79)] [SINK PIN] 
  (2) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 50.32)] [SINK PIN] 
  (2) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 48.79)] [SINK PIN] 
  (2) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 50.32)] [SINK PIN] 
  (2) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
  (2) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [SINK PIN] 
  (2) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 50.32)] [SINK PIN] 
  (2) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
  (2) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 48.79)] [SINK PIN] 
  (2) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 51.05)] [SINK PIN] 
  (2) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 51.05)] [SINK PIN] 
  (2) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 50.32)] [SINK PIN] 
  (2) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
  (2) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
  (2) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 50.32)] [SINK PIN] 
  (2) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 51.05)] [SINK PIN] 
  (2) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 47.25)] [SINK PIN] 
  (2) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
  (2) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 50.32)] [SINK PIN] 
  (2) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 50.32)] [SINK PIN] 
  (2) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.89, 49.51)] [SINK PIN] 
  (2) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 50.32)] [SINK PIN] 
  (2) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 49.51)] [SINK PIN] 
  (2) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 49.51)] [SINK PIN] 
  (2) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 48.79)] [SINK PIN] 
  (2) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 51.05)] [SINK PIN] 
  (2) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 45.72)] [SINK PIN] 
  (2) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 49.51)] [SINK PIN] 
  (2) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
  (2) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 49.51)] [SINK PIN] 
  (2) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 50.32)] [SINK PIN] 
 (1) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.86, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 26] 
  (2) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 48.79)] [SINK PIN] 
  (2) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.74, 46.44)] [SINK PIN] 
  (2) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 46.44)] [SINK PIN] 
  (2) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 47.98)] [SINK PIN] 
  (2) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
  (2) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.22, 47.98)] [SINK PIN] 
  (2) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 47.25)] [SINK PIN] 
  (2) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 46.44)] [SINK PIN] 
  (2) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 46.44)] [SINK PIN] 
  (2) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 48.79)] [SINK PIN] 
  (2) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 42.64)] [SINK PIN] 
  (2) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 47.98)] [SINK PIN] 
  (2) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 47.98)] [SINK PIN] 
  (2) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 47.25)] [SINK PIN] 
  (2) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 46.44)] [SINK PIN] 
  (2) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 48.79)] [SINK PIN] 
  (2) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 48.79)] [SINK PIN] 
  (2) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 46.44)] [SINK PIN] 
  (2) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 47.98)] [SINK PIN] 
  (2) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 46.44)] [SINK PIN] 
  (2) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 47.25)] [SINK PIN] 
  (2) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 43.37)] [SINK PIN] 
  (2) cto_buf_15115:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (23.62, 36.10)] [Net: cts10] [Fanout: 7] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 44.18)] [SINK PIN] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 47.25)] [SINK PIN] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [SINK PIN] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
  (2) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 48.79)] [SINK PIN] 
  (2) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 47.25)] [SINK PIN] 
  (2) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.87, 46.44)] [SINK PIN] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 5.38)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 30] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [SINK PIN] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 1.17)] [SINK PIN] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 4.24)] [SINK PIN] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 2.71)] [SINK PIN] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.90)] [SINK PIN] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 1.90)] [SINK PIN] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 1.90)] [SINK PIN] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 1.17)] [SINK PIN] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 1.17)] [SINK PIN] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 2.71)] [SINK PIN] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 4.97)] [SINK PIN] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 1.17)] [SINK PIN] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 1.17)] [SINK PIN] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.04)] [SINK PIN] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [SINK PIN] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 1.90)] [SINK PIN] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [SINK PIN] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 1.17)] [SINK PIN] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 1.17)] [SINK PIN] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 1.17)] [SINK PIN] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.60, 9.58)] [SINK PIN] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [SINK PIN] 
  (2) ccd_setup_inst_22833:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (31.68, 3.84)] [Net: ccd_setup_2] [Fanout: 3] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 1.17)] [SINK PIN] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 1.17)] [SINK PIN] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 1.90)] [SINK PIN] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.00, 2.71)] [SINK PIN] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [SINK PIN] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 8.04)] [SINK PIN] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 7.32)] [SINK PIN] 
 (1) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 43.78)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
  (2) ccd_setup_inst_23032:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 43.78)] [Net: ccd_setup_10] [Fanout: 32] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 48.79)] [SINK PIN] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [SINK PIN] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 47.98)] [SINK PIN] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 49.51)] [SINK PIN] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.04)] [SINK PIN] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 47.98)] [SINK PIN] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 47.25)] [SINK PIN] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [SINK PIN] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 37.23)] [SINK PIN] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 47.98)] [SINK PIN] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 49.51)] [SINK PIN] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 48.79)] [SINK PIN] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 41.83)] [SINK PIN] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 50.32)] [SINK PIN] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 48.79)] [SINK PIN] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.76)] [SINK PIN] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.98)] [SINK PIN] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 47.98)] [SINK PIN] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.82, 48.79)] [SINK PIN] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 45.72)] [SINK PIN] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 49.51)] [SINK PIN] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.78, 47.25)] [SINK PIN] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [SINK PIN] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 35.69)] [SINK PIN] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 50.32)] [SINK PIN] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 39.57)] [SINK PIN] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 49.51)] [SINK PIN] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 49.51)] [SINK PIN] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.25)] [SINK PIN] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.76, 48.79)] [SINK PIN] 
 (1) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.94, 46.85)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 50.32)] [SINK PIN] 
  (2) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 51.05)] [SINK PIN] 
  (2) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 51.05)] [SINK PIN] 
  (2) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.18)] [SINK PIN] 
  (2) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 51.05)] [SINK PIN] 
  (2) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.91)] [SINK PIN] 
  (2) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 43.37)] [SINK PIN] 
  (2) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 51.05)] [SINK PIN] 
  (2) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 51.05)] [SINK PIN] 
  (2) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.81, 51.05)] [SINK PIN] 
  (2) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 51.05)] [SINK PIN] 
  (2) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.65, 51.05)] [SINK PIN] 
  (2) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 42.64)] [SINK PIN] 
  (2) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.18)] [SINK PIN] 
  (2) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
  (2) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 50.32)] [SINK PIN] 
  (2) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
  (2) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 47.98)] [SINK PIN] 
  (2) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 51.05)] [SINK PIN] 
  (2) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.80, 50.32)] [SINK PIN] 
  (2) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.10, 51.05)] [SINK PIN] 
  (2) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.94, 51.05)] [SINK PIN] 
  (2) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.10, 51.05)] [SINK PIN] 
  (2) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 50.32)] [SINK PIN] 
  (2) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 51.05)] [SINK PIN] 
  (2) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 50.32)] [SINK PIN] 
  (2) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 51.05)] [SINK PIN] 
  (2) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 51.05)] [SINK PIN] 
  (2) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 45.72)] [SINK PIN] 
  (2) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 51.05)] [SINK PIN] 
  (2) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 50.32)] [SINK PIN] 
  (2) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 51.05)] [SINK PIN] 
 (1) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 42.24)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 29] 
  (2) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [SINK PIN] 
  (2) ccd_setup_inst_23037:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.13, 45.31)] [Net: ccd_setup_13] [Fanout: 4] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 49.51)] [SINK PIN] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.98, 49.51)] [SINK PIN] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 50.32)] [SINK PIN] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 47.98)] [SINK PIN] 
  (2) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 51.05)] [SINK PIN] 
  (2) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.91)] [SINK PIN] 
  (2) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 41.83)] [SINK PIN] 
  (2) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 46.44)] [SINK PIN] 
  (2) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 50.32)] [SINK PIN] 
  (2) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 41.11)] [SINK PIN] 
  (2) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 38.04)] [SINK PIN] 
  (2) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 38.76)] [SINK PIN] 
  (2) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 45.72)] [SINK PIN] 
  (2) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 49.51)] [SINK PIN] 
  (2) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 50.32)] [SINK PIN] 
  (2) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 39.57)] [SINK PIN] 
  (2) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.50, 49.51)] [SINK PIN] 
  (2) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 50.32)] [SINK PIN] 
  (2) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
  (2) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
  (2) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 34.15)] [SINK PIN] 
  (2) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
  (2) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
  (2) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [SINK PIN] 
  (2) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [SINK PIN] 
  (2) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 50.32)] [SINK PIN] 
  (2) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 35.69)] [SINK PIN] 
  (2) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
  (2) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [SINK PIN] 
  (2) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
  (2) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [SINK PIN] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
  (2) cto_buf_15113:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.06, 3.84)] [Net: cts8] [Fanout: 1] 
   (3) ccd_setup_inst_22832:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.26, 5.38)] [Net: ccd_setup_1] [Fanout: 1] 
    (4) ccd_setup_inst_22831:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (12.35, 3.84)] [Net: ccd_setup_0] [Fanout: 12] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [SINK PIN] 
     (5) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [SINK PIN] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [SINK PIN] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [SINK PIN] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
     (5) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [SINK PIN] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
  (2) cto_buf_15112:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (35.71, 23.81)] [Net: cts7] [Fanout: 20] 
   (3) ccd_setup_inst_22850:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.42, 13.06)] [Net: ccd_setup_5] [Fanout: 1] 
    (4) ccd_setup_inst_22849:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.74, 13.06)] [Net: ccd_setup_4] [Fanout: 1] 
     (5) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 12.65)] [SINK PIN] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 7.32)] [SINK PIN] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 14.19)] [SINK PIN] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 14.19)] [SINK PIN] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 10.39)] [SINK PIN] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 13.46)] [SINK PIN] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 11.11)] [SINK PIN] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.04)] [SINK PIN] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 18.07)] [SINK PIN] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.11)] [SINK PIN] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [SINK PIN] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 10.39)] [SINK PIN] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.92)] [SINK PIN] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 11.92)] [SINK PIN] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.85)] [SINK PIN] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 15.00)] [SINK PIN] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 8.85)] [SINK PIN] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 14.19)] [SINK PIN] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 12.65)] [SINK PIN] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 15.00)] [SINK PIN] 
 (1) cto_buf_14991:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 20.74)] [Net: cts0] [Fanout: 3] 
  (2) cto_buf_15110:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 40.70)] [Net: cts5] [Fanout: 2] 
   (3) cto_buf_15109:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.41, 43.78)] [Net: cts4] [Fanout: 1] 
    (4) cto_buf_15106:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.30, 45.31)] [Net: cts1] [Fanout: 6] 
     (5) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 25.75)] [SINK PIN] 
     (5) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 36.49)] [SINK PIN] 
     (5) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.95)] [SINK PIN] 
     (5) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 32.63)] [SINK PIN] 
     (5) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.68, 51.06)] [SINK PIN] 
     (5) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.17)] [SINK PIN] 
   (3) cto_buf_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (51.20, 14.59)] [Net: cts3] [Fanout: 1] 
    (4) cto_buf_15107:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 46.85)] [Net: cts2] [Fanout: 6] 
     (5) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 49.53)] [SINK PIN] 
     (5) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 47.99)] [SINK PIN] 
     (5) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 51.06)] [SINK PIN] 
     (5) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 50.31)] [SINK PIN] 
     (5) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 50.31)] [SINK PIN] 
     (5) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 48.78)] [SINK PIN] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.11, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 29] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.82)] [SINK PIN] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 31.89)] [SINK PIN] 
   (3) clk_gate_out_reg_2/cts_buf_35214848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.88, 26.88)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 4] 
    (4) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 28.01)] [SINK PIN] 
    (4) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 25.75)] [SINK PIN] 
    (4) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 24.94)] [SINK PIN] 
    (4) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 26.47)] [SINK PIN] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.00, 33.43)] [SINK PIN] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 28.82)] [SINK PIN] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 30.36)] [SINK PIN] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 29.55)] [SINK PIN] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 34.15)] [SINK PIN] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.08)] [SINK PIN] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 27.28)] [SINK PIN] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 33.43)] [SINK PIN] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 28.82)] [SINK PIN] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.89)] [SINK PIN] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [SINK PIN] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.08)] [SINK PIN] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 33.43)] [SINK PIN] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [SINK PIN] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.01)] [SINK PIN] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 31.08)] [SINK PIN] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 30.36)] [SINK PIN] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 27.28)] [SINK PIN] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.14)] [SINK PIN] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.87)] [SINK PIN] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 32.62)] [SINK PIN] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.08)] [SINK PIN] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.89)] [SINK PIN] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 29.55)] [SINK PIN] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 13.06)] [Net: clk_gate_out_reg_10/p_abuf0] [ICG] [Fanout: 1] 
   (3) cto_buf_15111:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.35, 2.30)] [Net: cts6] [Fanout: 15] 
    (4) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 2.71)] [SINK PIN] 
    (4) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 16.53)] [SINK PIN] 
    (4) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 20.33)] [SINK PIN] 
    (4) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [SINK PIN] 
    (4) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [SINK PIN] 
    (4) clk_gate_out_reg_10/cts_buf_38514881:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (40.00, 16.13)] [Net: clk_gate_out_reg_10/ENCLK] [Fanout: 7] 
     (5) ccd_setup_inst_22852:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.51, 16.13)] [Net: ccd_setup_6] [Fanout: 12] 
      (6) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 17.26)] [SINK PIN] 
      (6) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 3.43)] [SINK PIN] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 21.14)] [SINK PIN] 
      (6) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 16.53)] [SINK PIN] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 17.26)] [SINK PIN] 
      (6) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 18.79)] [SINK PIN] 
      (6) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 19.60)] [SINK PIN] 
      (6) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 18.07)] [SINK PIN] 
      (6) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 14.19)] [SINK PIN] 
      (6) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 21.87)] [SINK PIN] 
      (6) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 18.07)] [SINK PIN] 
      (6) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 15.72)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 16.53)] [SINK PIN] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.67, 3.43)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 2.71)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 20.33)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 17.26)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 19.60)] [SINK PIN] 
    (4) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 10.39)] [SINK PIN] 
    (4) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.11)] [SINK PIN] 
    (4) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
    (4) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 2.71)] [SINK PIN] 
    (4) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.72)] [SINK PIN] 
    (4) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.92)] [SINK PIN] 
    (4) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
    (4) cto_buf_15116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.38, 13.06)] [Net: cts11] [Fanout: 1] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 3.43)] [SINK PIN] 
    (4) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 17.26)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (51.76, 26.62)] [Net: clk] [Fanout: 9] 
 (1) ctobgt_inst_15397:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.52, 8.45)] [Net: ctobgt_0] [Fanout: 3] 
  (2) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.71, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 31] 
   (3) ccd_setup_inst_22848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.63, 2.30)] [Net: ccd_setup_3] [Fanout: 2] 
    (4) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.02, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.36, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.39, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.31, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.94, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.87, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.42, 3.43)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 3.84)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
   (3) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.16, 2.71)] [BALANCE PIN] [Offset values] 
   (3) ccd_setup_inst_23041:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.92, 2.30)] [Net: ccd_setup_16] [Fanout: 1] 
    (4) ccd_setup_inst_23040:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.07, 3.84)] [Net: ccd_setup_15] [Fanout: 1] 
     (5) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.24)] [BALANCE PIN] [Offset values] 
   (3) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
   (3) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.54, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
   (3) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.32, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.18, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.21, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 2.71)] [BALANCE PIN] [Offset values] 
   (3) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.90, 1.90)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 16.13)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 28] 
   (3) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.21)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15118:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (43.14, 3.84)] [Net: cts13] [Fanout: 3] 
    (4) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 15.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 21.14)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.39, 3.84)] [Net: cts12] [Fanout: 3] 
    (4) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.07, 1.17)] [BALANCE PIN] [Offset values] 
    (4) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.03, 1.90)] [BALANCE PIN] [Offset values] 
    (4) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 1.90)] [BALANCE PIN] [Offset values] 
   (3) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 21.14)] [BALANCE PIN] [Offset values] 
   (3) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 24.21)] [BALANCE PIN] [Offset values] 
   (3) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 21.87)] [BALANCE PIN] [Offset values] 
   (3) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 22.68)] [BALANCE PIN] [Offset values] 
   (3) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 23.40)] [BALANCE PIN] [Offset values] 
   (3) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 24.94)] [BALANCE PIN] [Offset values] 
   (3) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 28.82)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 48.38)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.32, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.89, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 50.32)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.86, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 26] 
  (2) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.74, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.22, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 42.64)] [BALANCE PIN] [Offset values] 
  (2) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.88, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.86, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 43.37)] [BALANCE PIN] [Offset values] 
  (2) cto_buf_15115:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (23.62, 36.10)] [Net: cts10] [Fanout: 7] 
   (3) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 44.18)] [BALANCE PIN] [Offset values] 
   (3) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
   (3) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.42, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 48.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 47.25)] [BALANCE PIN] [Offset values] 
  (2) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.87, 46.44)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 5.38)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 30] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.60, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.50, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.60, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 6.51)] [BALANCE PIN] [Offset values] 
  (2) ccd_setup_inst_22833:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (31.68, 3.84)] [Net: ccd_setup_2] [Fanout: 3] 
   (3) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 1.17)] [BALANCE PIN] [Offset values] 
   (3) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.00, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.62, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 7.32)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.80, 43.78)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
  (2) ccd_setup_inst_23032:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.89, 43.78)] [Net: ccd_setup_10] [Fanout: 32] 
   (3) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 51.05)] [BALANCE PIN] [Offset values] 
   (3) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 37.23)] [BALANCE PIN] [Offset values] 
   (3) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.26, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.34, 41.83)] [BALANCE PIN] [Offset values] 
   (3) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 38.76)] [BALANCE PIN] [Offset values] 
   (3) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 47.98)] [BALANCE PIN] [Offset values] 
   (3) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.82, 48.79)] [BALANCE PIN] [Offset values] 
   (3) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 45.72)] [BALANCE PIN] [Offset values] 
   (3) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.78, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 35.69)] [BALANCE PIN] [Offset values] 
   (3) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.22, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 39.57)] [BALANCE PIN] [Offset values] 
   (3) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.25)] [BALANCE PIN] [Offset values] 
   (3) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.76, 48.79)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.94, 46.85)] [Net: clk_gate_out_reg_7/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 43.37)] [BALANCE PIN] [Offset values] 
  (2) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.44, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.81, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.94, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.65, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 42.64)] [BALANCE PIN] [Offset values] 
  (2) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.18)] [BALANCE PIN] [Offset values] 
  (2) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.80, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.10, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.94, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.10, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.37, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 51.05)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 42.24)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 29] 
  (2) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [BALANCE PIN] [Offset values] 
  (2) ccd_setup_inst_23037:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.13, 45.31)] [Net: ccd_setup_13] [Fanout: 4] 
   (3) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.98, 49.51)] [BALANCE PIN] [Offset values] 
   (3) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 50.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 47.98)] [BALANCE PIN] [Offset values] 
  (2) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 51.05)] [BALANCE PIN] [Offset values] 
  (2) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.47, 41.83)] [BALANCE PIN] [Offset values] 
  (2) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.85, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 41.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 38.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 38.76)] [BALANCE PIN] [Offset values] 
  (2) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 45.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 39.57)] [BALANCE PIN] [Offset values] 
  (2) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.50, 49.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 34.15)] [BALANCE PIN] [Offset values] 
  (2) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
  (2) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
  (2) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [BALANCE PIN] [Offset values] 
  (2) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [BALANCE PIN] [Offset values] 
  (2) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 50.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 35.69)] [BALANCE PIN] [Offset values] 
  (2) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
  (2) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [BALANCE PIN] [Offset values] 
  (2) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
  (2) cto_buf_15113:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (24.06, 3.84)] [Net: cts8] [Fanout: 1] 
   (3) ccd_setup_inst_22832:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.26, 5.38)] [Net: ccd_setup_1] [Fanout: 1] 
    (4) ccd_setup_inst_22831:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (12.35, 3.84)] [Net: ccd_setup_0] [Fanout: 12] 
     (5) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
     (5) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
     (5) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
     (5) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [BALANCE PIN] [Offset values] 
     (5) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [BALANCE PIN] [Offset values] 
     (5) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [BALANCE PIN] [Offset values] 
     (5) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
     (5) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
     (5) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [BALANCE PIN] [Offset values] 
     (5) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
  (2) cto_buf_15112:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (35.71, 23.81)] [Net: cts7] [Fanout: 20] 
   (3) ccd_setup_inst_22850:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.42, 13.06)] [Net: ccd_setup_5] [Fanout: 1] 
    (4) ccd_setup_inst_22849:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.74, 13.06)] [Net: ccd_setup_4] [Fanout: 1] 
     (5) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 12.65)] [BALANCE PIN] [Offset values] 
   (3) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 7.32)] [BALANCE PIN] [Offset values] 
   (3) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 10.39)] [BALANCE PIN] [Offset values] 
   (3) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 13.46)] [BALANCE PIN] [Offset values] 
   (3) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 11.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.04)] [BALANCE PIN] [Offset values] 
   (3) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 18.07)] [BALANCE PIN] [Offset values] 
   (3) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.11)] [BALANCE PIN] [Offset values] 
   (3) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [BALANCE PIN] [Offset values] 
   (3) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 10.39)] [BALANCE PIN] [Offset values] 
   (3) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 11.92)] [BALANCE PIN] [Offset values] 
   (3) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 15.00)] [BALANCE PIN] [Offset values] 
   (3) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 8.85)] [BALANCE PIN] [Offset values] 
   (3) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 14.19)] [BALANCE PIN] [Offset values] 
   (3) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 12.65)] [BALANCE PIN] [Offset values] 
   (3) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.05, 15.00)] [BALANCE PIN] [Offset values] 
 (1) cto_buf_14991:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 20.74)] [Net: cts0] [Fanout: 3] 
  (2) cto_buf_15110:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 40.70)] [Net: cts5] [Fanout: 2] 
   (3) cto_buf_15109:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.41, 43.78)] [Net: cts4] [Fanout: 1] 
    (4) cto_buf_15106:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.30, 45.31)] [Net: cts1] [Fanout: 6] 
     (5) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 25.75)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 36.49)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.95)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 32.63)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.68, 51.06)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 34.17)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (51.20, 14.59)] [Net: cts3] [Fanout: 1] 
    (4) cto_buf_15107:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.20, 46.85)] [Net: cts2] [Fanout: 6] 
     (5) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 49.53)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 47.99)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 51.06)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 50.31)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 50.31)] [BALANCE PIN] [Offset values] 
     (5) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 48.78)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.11, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 29] 
   (3) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 31.89)] [BALANCE PIN] [Offset values] 
   (3) clk_gate_out_reg_2/cts_buf_35214848:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.88, 26.88)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 4] 
    (4) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 28.01)] [BALANCE PIN] [Offset values] 
    (4) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 25.75)] [BALANCE PIN] [Offset values] 
    (4) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 24.94)] [BALANCE PIN] [Offset values] 
    (4) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.00, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 30.36)] [BALANCE PIN] [Offset values] 
   (3) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 29.55)] [BALANCE PIN] [Offset values] 
   (3) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 34.15)] [BALANCE PIN] [Offset values] 
   (3) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 28.82)] [BALANCE PIN] [Offset values] 
   (3) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
   (3) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [BALANCE PIN] [Offset values] 
   (3) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 33.43)] [BALANCE PIN] [Offset values] 
   (3) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 28.01)] [BALANCE PIN] [Offset values] 
   (3) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 30.36)] [BALANCE PIN] [Offset values] 
   (3) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 27.28)] [BALANCE PIN] [Offset values] 
   (3) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.14)] [BALANCE PIN] [Offset values] 
   (3) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 21.87)] [BALANCE PIN] [Offset values] 
   (3) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 32.62)] [BALANCE PIN] [Offset values] 
   (3) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.08)] [BALANCE PIN] [Offset values] 
   (3) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 31.89)] [BALANCE PIN] [Offset values] 
   (3) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 29.55)] [BALANCE PIN] [Offset values] 
  (2) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.82, 13.06)] [Net: clk_gate_out_reg_10/p_abuf0] [ICG] [Fanout: 1] 
   (3) cto_buf_15111:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.35, 2.30)] [Net: cts6] [Fanout: 15] 
    (4) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 16.53)] [BALANCE PIN] [Offset values] 
    (4) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 20.33)] [BALANCE PIN] [Offset values] 
    (4) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [BALANCE PIN] [Offset values] 
    (4) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/cts_buf_38514881:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (40.00, 16.13)] [Net: clk_gate_out_reg_10/ENCLK] [Fanout: 7] 
     (5) ccd_setup_inst_22852:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.51, 16.13)] [Net: ccd_setup_6] [Fanout: 12] 
      (6) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 17.26)] [BALANCE PIN] [Offset values] 
      (6) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.33, 3.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 21.14)] [BALANCE PIN] [Offset values] 
      (6) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 16.53)] [BALANCE PIN] [Offset values] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 17.26)] [BALANCE PIN] [Offset values] 
      (6) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 18.79)] [BALANCE PIN] [Offset values] 
      (6) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 19.60)] [BALANCE PIN] [Offset values] 
      (6) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.74, 18.07)] [BALANCE PIN] [Offset values] 
      (6) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 14.19)] [BALANCE PIN] [Offset values] 
      (6) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 21.87)] [BALANCE PIN] [Offset values] 
      (6) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 18.07)] [BALANCE PIN] [Offset values] 
      (6) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 15.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 16.53)] [BALANCE PIN] [Offset values] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.67, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.55, 20.33)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 17.26)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.46, 19.60)] [BALANCE PIN] [Offset values] 
    (4) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 10.39)] [BALANCE PIN] [Offset values] 
    (4) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.11)] [BALANCE PIN] [Offset values] 
    (4) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
    (4) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 2.71)] [BALANCE PIN] [Offset values] 
    (4) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.72)] [BALANCE PIN] [Offset values] 
    (4) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 11.92)] [BALANCE PIN] [Offset values] 
    (4) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
    (4) cto_buf_15116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.38, 13.06)] [Net: cts11] [Fanout: 1] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.41, 3.43)] [BALANCE PIN] [Offset values] 
    (4) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 17.26)] [BALANCE PIN] [Offset values] 
1
