--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D0          |    0.202(R)|    1.044(R)|CLK_BUFGP         |   0.000|
D1          |    0.181(R)|    1.074(R)|CLK_BUFGP         |   0.000|
Enc1<0>     |    1.242(R)|    0.214(R)|CLK_BUFGP         |   0.000|
Enc1<1>     |    0.925(R)|    0.492(R)|CLK_BUFGP         |   0.000|
Enc2<0>     |    2.045(R)|   -0.393(R)|CLK_BUFGP         |   0.000|
Enc2<1>     |    1.957(R)|   -0.355(R)|CLK_BUFGP         |   0.000|
Hallindex1  |    4.854(R)|    0.052(R)|CLK_BUFGP         |   0.000|
Hallindex2  |    6.221(R)|   -1.435(R)|CLK_BUFGP         |   0.000|
MOSI        |    1.548(R)|    0.051(R)|CLK_BUFGP         |   0.000|
SS          |    4.642(R)|    0.761(R)|CLK_BUFGP         |   0.000|
SSCLK       |   -0.067(R)|    1.271(R)|CLK_BUFGP         |   0.000|
Sw<0>       |    8.757(R)|   -1.543(R)|CLK_BUFGP         |   0.000|
Sw<1>       |    8.534(R)|   -2.198(R)|CLK_BUFGP         |   0.000|
Sw<2>       |    7.792(R)|   -0.753(R)|CLK_BUFGP         |   0.000|
Sw<3>       |    7.299(R)|   -1.743(R)|CLK_BUFGP         |   0.000|
Sw<4>       |    7.948(R)|   -1.874(R)|CLK_BUFGP         |   0.000|
Sw<5>       |    7.387(R)|   -1.833(R)|CLK_BUFGP         |   0.000|
Sw<6>       |    9.122(R)|   -2.365(R)|CLK_BUFGP         |   0.000|
Sw<7>       |    9.819(R)|   -2.517(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CS          |    9.277(R)|CLK_BUFGP         |   0.000|
En1         |    9.288(R)|CLK_BUFGP         |   0.000|
En2         |    8.162(R)|CLK_BUFGP         |   0.000|
Led<0>      |    8.868(R)|CLK_BUFGP         |   0.000|
Led<1>      |    9.678(R)|CLK_BUFGP         |   0.000|
Led<2>      |    8.857(R)|CLK_BUFGP         |   0.000|
MISO        |    7.996(R)|CLK_BUFGP         |   0.000|
MSclk       |    7.764(R)|CLK_BUFGP         |   0.000|
PWML1       |   10.267(R)|CLK_BUFGP         |   0.000|
PWML2       |    8.175(R)|CLK_BUFGP         |   0.000|
PWMR1       |    9.199(R)|CLK_BUFGP         |   0.000|
PWMR2       |    8.752(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.969|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Hallindex1     |Led<7>         |    8.892|
Hallindex2     |Led<5>         |    6.595|
---------------+---------------+---------+


Analysis completed Sat May 27 12:59:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



