<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>
defines: 
time_elapsed: 0.476s
ram usage: 37824 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpczuz68dv/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:1</a>: No timescale set for &#34;tb3&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:1</a>: Compile module &#34;work@tb3&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:1</a>: Top level module &#34;work@tb3&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>: Cannot find a module definition for &#34;work@tb3::vdff&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>: Cannot find a module definition for &#34;work@tb3::vdff&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>: Cannot find a module definition for &#34;work@tb3::vdff&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpczuz68dv/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_tb3
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpczuz68dv/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpczuz68dv/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tb3)
 |vpiName:work@tb3
 |uhdmallPackages:
 \_package: builtin, parent:work@tb3
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@tb3, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:1, parent:work@tb3
   |vpiDefName:work@tb3
   |vpiFullName:work@tb3
 |uhdmtopModules:
 \_module: work@tb3 (work@tb3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:1
   |vpiDefName:work@tb3
   |vpiName:work@tb3
   |vpiModule:
   \_module: work@tb3::vdff (mod_a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:5, parent:work@tb3
     |vpiDefName:work@tb3::vdff
     |vpiName:mod_a
     |vpiFullName:work@tb3.mod_a
     |vpiPort:
     \_port: (out), parent:mod_a
       |vpiName:out
       |vpiHighConn:
       \_ref_obj: (out_a), line:6
         |vpiName:out_a
     |vpiPort:
     \_port: (in), parent:mod_a
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (in_a), line:6
         |vpiName:in_a
     |vpiPort:
     \_port: (clk), parent:mod_a
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:6
         |vpiName:clk
     |vpiInstance:
     \_module: work@tb3 (work@tb3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:1
   |vpiModule:
   \_module: work@tb3::vdff (mod_b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:7, parent:work@tb3
     |vpiDefName:work@tb3::vdff
     |vpiName:mod_b
     |vpiFullName:work@tb3.mod_b
     |vpiPort:
     \_port: (out), parent:mod_b
       |vpiName:out
       |vpiHighConn:
       \_ref_obj: (out_b), line:8
         |vpiName:out_b
     |vpiPort:
     \_port: (in), parent:mod_b
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (in_b), line:8
         |vpiName:in_b
     |vpiPort:
     \_port: (clk), parent:mod_b
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:8
         |vpiName:clk
     |vpiInstance:
     \_module: work@tb3 (work@tb3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:1
   |vpiModule:
   \_module: work@tb3::vdff (mod_c), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:9, parent:work@tb3
     |vpiDefName:work@tb3::vdff
     |vpiName:mod_c
     |vpiFullName:work@tb3.mod_c
     |vpiPort:
     \_port: (out), parent:mod_c
       |vpiName:out
       |vpiHighConn:
       \_ref_obj: (out_c), line:9
         |vpiName:out_c
     |vpiPort:
     \_port: (in), parent:mod_c
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (in_c), line:9
         |vpiName:in_c
     |vpiPort:
     \_port: (clk), parent:mod_c
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:9
         |vpiName:clk
     |vpiInstance:
     \_module: work@tb3 (work@tb3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>, line:1
Object: \work_tb3 of type 3000
Object: \work_tb3 of type 32
Object: \mod_a of type 32
Object: \out of type 44
Object: \in of type 44
Object: \clk of type 44
Object: \mod_b of type 32
Object: \out of type 44
Object: \in of type 44
Object: \clk of type 44
Object: \mod_c of type 32
Object: \out of type 44
Object: \in of type 44
Object: \clk of type 44
Object: \work_tb3 of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_tb3::vdff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5240] str=&#39;\work_tb3::vdff&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da54e0] str=&#39;\out&#39; port=1
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5650] str=&#39;\in&#39; port=2
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5790] str=&#39;\clk&#39; port=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5240] str=&#39;\work_tb3::vdff&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da54e0] str=&#39;\out&#39; basic_prep port=1 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5650] str=&#39;\in&#39; basic_prep port=2 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5790] str=&#39;\clk&#39; basic_prep port=3 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_tb3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da4eb0] str=&#39;\work_tb3&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da50f0] str=&#39;\mod_a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5910] str=&#39;\work_tb3::vdff&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5a50] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5bd0] str=&#39;\out_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5df0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5f10] str=&#39;\in_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da6110] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da6230] str=&#39;\clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6430] str=&#39;\mod_b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da6570] str=&#39;\work_tb3::vdff&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da66b0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da67d0] str=&#39;\out_b&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da69f0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6b10] str=&#39;\in_b&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6d10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6e30] str=&#39;\clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7030] str=&#39;\mod_c&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da7150] str=&#39;\work_tb3::vdff&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da72b0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da73d0] str=&#39;\out_c&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da75f0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7710] str=&#39;\in_c&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7910] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7a30] str=&#39;\clk&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da4eb0] str=&#39;\work_tb3&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da50f0] str=&#39;\mod_a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da5910] str=&#39;\work_tb3::vdff&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5a50] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5bd0 -&gt; 0x1dbf320] str=&#39;\out_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5df0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da5f10 -&gt; 0x1dbee20] str=&#39;\in_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da6110] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>.0-5.0&gt; [0x1da6230 -&gt; 0x1dbf9b0] str=&#39;\clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6430] str=&#39;\mod_b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da6570] str=&#39;\work_tb3::vdff&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da66b0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da67d0 -&gt; 0x1dc0460] str=&#39;\out_b&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da69f0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6b10 -&gt; 0x1dbf6a0] str=&#39;\in_b&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6d10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>.0-7.0&gt; [0x1da6e30 -&gt; 0x1dbf9b0] str=&#39;\clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7030] str=&#39;\mod_c&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da7150] str=&#39;\work_tb3::vdff&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da72b0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da73d0 -&gt; 0x1dbf810] str=&#39;\out_c&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da75f0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7710 -&gt; 0x1dbe530] str=&#39;\in_c&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7910] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.0-9.0&gt; [0x1da7a30 -&gt; 0x1dbf9b0] str=&#39;\clk&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbf320] str=&#39;\out_a&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbee20] str=&#39;\in_a&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbf9b0] str=&#39;\clk&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dc0460] str=&#39;\out_b&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbf6a0] str=&#39;\in_b&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbf810] str=&#39;\out_c&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:0</a>.0-0.0&gt; [0x1dbe530] str=&#39;\in_c&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>: Warning: Identifier `\out_a&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>: Warning: Identifier `\in_a&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:5</a>: Warning: Identifier `\clk&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>: Warning: Identifier `\out_b&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:7</a>: Warning: Identifier `\in_b&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>: Warning: Identifier `\out_c&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>: Warning: Identifier `\in_c&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_tb3::vdff&#39; referenced in module `work_tb3&#39; in cell `mod_c&#39; does not have a port named &#39;clk&#39;.

</pre>
</body>