// Seed: 2261057924
module module_0;
  always @(posedge 1)
    if (id_1) begin
      $display(1 == id_1);
      #1 id_1 <= 1;
    end
  module_2();
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  assign id_0 = id_3;
  wire id_6;
  assign id_0 = id_4;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0();
  wire id_11 = id_9;
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  id_3(
      .id_0(1 == id_1), .id_1(1)
  );
endmodule
