

================================================================
== Vitis HLS Report for 'pvm_split_and_norm_config_enc5_s'
================================================================
* Date:           Wed Feb 25 16:06:08 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.414 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1825|     1825|  9.125 us|  9.125 us|  1825|  1825|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2  |       34|       34|   0.170 us|   0.170 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3  |       35|       35|   0.175 us|   0.175 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4  |        9|        9|  45.000 ns|  45.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |     1824|     1824|       114|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1799|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     917|    2163|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     178|    -|
|Register         |        -|     -|     375|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    1292|    4140|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |bitselect_1ns_54ns_6ns_1_1_1_U144                                   |bitselect_1ns_54ns_6ns_1_1_1                             |        0|   0|    0|    17|    0|
    |bitselect_1ns_54ns_6ns_1_1_1_U146                                   |bitselect_1ns_54ns_6ns_1_1_1                             |        0|   0|    0|    17|    0|
    |ctlz_19_19_1_1_U143                                                 |ctlz_19_19_1_1                                           |        0|   0|    0|    21|    0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2  |        0|   0|  610|   186|    0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3  |        0|   1|   85|   473|    0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402  |pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4  |        0|   8|  222|  1404|    0|
    |sparsemux_7_2_18_1_1_U145                                           |sparsemux_7_2_18_1_1                                     |        0|   0|    0|     9|    0|
    |sparsemux_7_2_18_1_1_U150                                           |sparsemux_7_2_18_1_1                                     |        0|   0|    0|     9|    0|
    |sparsemux_7_2_1_1_1_U147                                            |sparsemux_7_2_1_1_1                                      |        0|   0|    0|     9|    0|
    |sparsemux_7_2_1_1_1_U148                                            |sparsemux_7_2_1_1_1                                      |        0|   0|    0|     9|    0|
    |sparsemux_7_2_1_1_1_U149                                            |sparsemux_7_2_1_1_1                                      |        0|   0|    0|     9|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                               |                                                         |        0|   9|  917|  2163|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln22_fu_475_p2               |         +|   0|  0|   12|           5|           1|
    |add_ln34_fu_656_p2               |         +|   0|  0|   21|          14|          14|
    |add_ln42_fu_756_p2               |         +|   0|  0|   21|          14|          14|
    |add_ln44_1_fu_924_p2             |         +|   0|  0|   15|           8|           8|
    |add_ln44_fu_868_p2               |         +|   0|  0|   12|           5|           3|
    |add_ln45_2_fu_1172_p2            |         +|   0|  0|   25|          18|          18|
    |add_ln45_3_fu_1256_p2            |         +|   0|  0|   19|          12|          12|
    |add_ln45_4_fu_1277_p2            |         +|   0|  0|   19|          12|           4|
    |add_ln45_5_fu_1286_p2            |         +|   0|  0|   19|          12|           4|
    |add_ln45_fu_1044_p2              |         +|   0|  0|   19|          12|           5|
    |tmp_76_fu_1145_p2                |         +|   0|  0|   13|           6|           5|
    |sub_ln44_1_fu_914_p2             |         -|   0|  0|   12|           4|           5|
    |sub_ln44_fu_836_p2               |         -|   0|  0|   24|           1|          17|
    |sub_ln45_1_fu_1020_p2            |         -|   0|  0|   19|          11|          12|
    |sub_ln45_2_fu_1053_p2            |         -|   0|  0|   18|           4|          11|
    |sub_ln45_fu_1008_p2              |         -|   0|  0|   61|           1|          54|
    |pi_assign_fu_937_p5              |      1003|   0|  0|    2|          64|           9|
    |Range1_all_ones_2_i_fu_1473_p2   |       and|   0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_1493_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln34_fu_704_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln42_fu_804_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln45_10_fu_1232_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_11_fu_1459_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_12_fu_1558_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_13_fu_1596_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_14_fu_1653_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_15_fu_1659_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln45_1_fu_1399_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_4_fu_1526_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_5_fu_1537_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_6_fu_1611_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_7_fu_1617_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_8_fu_1628_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln45_9_fu_1198_p2            |       and|   0|  0|    2|           1|           1|
    |carry_1_i_fu_1238_p2             |       and|   0|  0|    2|           1|           1|
    |lD_0_i_fu_1333_p2                |       and|   0|  0|    2|           1|           1|
    |neg_src_0_i_fu_1570_p2           |       and|   0|  0|    2|           1|           1|
    |ashr_ln45_fu_1092_p2             |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln22_fu_469_p2              |      icmp|   0|  0|   13|           5|           6|
    |icmp_ln44_fu_822_p2              |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln45_10_fu_1345_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_11_fu_1371_p2          |      icmp|   0|  0|   61|          54|          54|
    |icmp_ln45_12_fu_1417_p2          |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln45_13_fu_1429_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_14_fu_1435_p2          |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln45_1_fu_1039_p2           |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln45_2_fu_1066_p2           |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln45_3_fu_1075_p2           |      icmp|   0|  0|   18|          11|           6|
    |icmp_ln45_4_fu_1110_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_5_fu_1116_p2           |      icmp|   0|  0|   18|          11|           5|
    |icmp_ln45_6_fu_1271_p2           |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln45_7_fu_1299_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_8_fu_1319_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_9_fu_1339_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln45_fu_1014_p2             |      icmp|   0|  0|   70|          63|           1|
    |lshr_ln45_1_fu_1365_p2           |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln45_fu_1359_p2             |      lshr|   0|  0|  159|          54|          54|
    |Range1_all_zeros_2_i_fu_1493_p6  |        or|   0|  0|    2|           1|           1|
    |deleted_ones_0_i_fu_1552_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln34_1_fu_680_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln34_fu_698_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln42_1_fu_780_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln42_fu_798_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln45_1_fu_1522_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln45_2_fu_1601_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln45_3_fu_1634_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln45_5_fu_1453_p2             |        or|   0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_fu_1391_p3   |    select|   0|  0|    2|           1|           1|
    |cond193_i_fu_1531_p3             |    select|   0|  0|    2|           1|           1|
    |cond64_i_fu_1153_p3              |    select|   0|  0|    2|           1|           1|
    |mean_fu_710_p3                   |    select|   0|  0|   17|           1|          17|
    |ref_tmp_i_i_fu_1212_p6           |    select|   0|  0|   17|           1|          18|
    |rsqrt_fu_1671_p4                 |    select|   0|  0|   18|           1|          17|
    |select_ln44_1_fu_906_p3          |    select|   0|  0|    7|           1|           7|
    |select_ln44_fu_842_p3            |    select|   0|  0|   16|           1|          17|
    |select_ln45_1_fu_1058_p3         |    select|   0|  0|   10|           1|          11|
    |select_ln45_2_fu_1102_p3         |    select|   0|  0|   17|           1|          18|
    |select_ln45_4_fu_1517_p3         |    select|   0|  0|    2|           1|           1|
    |select_ln45_6_fu_1081_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln45_fu_1034_p3           |    select|   0|  0|   52|           1|          54|
    |temp_var_fu_957_p3               |    select|   0|  0|   32|           1|           1|
    |var_fu_810_p3                    |    select|   0|  0|   17|           1|          17|
    |shl_ln44_fu_878_p2               |       shl|   0|  0|  136|          42|          42|
    |shl_ln45_fu_1126_p2              |       shl|   0|  0|   51|          18|          18|
    |neg_src_0_i_fu_1570_p4           |       xor|   0|  0|    2|           2|           1|
    |not_icmp_ln45_756_fu_1547_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln34_1_fu_686_p2             |       xor|   0|  0|    2|           1|           1|
    |xor_ln34_2_fu_692_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln34_fu_674_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_1_fu_786_p2             |       xor|   0|  0|    2|           1|           1|
    |xor_ln42_2_fu_792_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_fu_774_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_10_fu_1385_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_11_fu_1447_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_1_fu_1411_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_2_fu_1192_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_5_fu_1590_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_6_fu_1606_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_7_fu_1622_p2            |       xor|   0|  0|    2|           2|           1|
    |xor_ln45_8_fu_1648_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_9_fu_1313_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln45_fu_1186_p2              |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1799|         813|         783|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    |t_fu_178   |    9|          2|    5|         10|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  178|         40|    6|         48|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_2_i_reg_2138                                                     |   1|   0|    1|          0|
    |Range1_all_zeros_2_i_reg_2145                                                    |   1|   0|    1|          0|
    |Range2_all_ones_1_i_reg_2128                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                        |  37|   0|   37|          0|
    |carry_1_i_reg_2097                                                               |   1|   0|    1|          0|
    |div_reg_2037                                                                     |  32|   0|   32|          0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg  |   1|   0|    1|          0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln44_reg_2011                                                               |   1|   0|    1|          0|
    |icmp_ln45_6_reg_2104                                                             |   1|   0|    1|          0|
    |icmp_ln45_7_reg_2116                                                             |   1|   0|    1|          0|
    |icmp_ln45_reg_2067                                                               |   1|   0|    1|          0|
    |mean_reg_2005                                                                    |  18|   0|   18|          0|
    |ref_tmp_i_i_reg_2092                                                             |  18|   0|   18|          0|
    |rsqrt_reg_2150                                                                   |  18|   0|   18|          0|
    |select_ln44_reg_2021                                                             |  17|   0|   17|          0|
    |sub_ln45_1_reg_2073                                                              |  12|   0|   12|          0|
    |sub_ln45_reg_2062                                                                |  54|   0|   54|          0|
    |t_fu_178                                                                         |   5|   0|    5|          0|
    |temp_var_reg_2027                                                                |  32|   0|   32|          0|
    |tmp_20_reg_2032                                                                  |  32|   0|   32|          0|
    |tmp_73_reg_2016                                                                  |   1|   0|    1|          0|
    |tmp_75_reg_2042                                                                  |   1|   0|    1|          0|
    |tmp_80_reg_2109                                                                  |   1|   0|    1|          0|
    |tmp_81_reg_2123                                                                  |   1|   0|    1|          0|
    |trunc_ln22_reg_1904                                                              |   4|   0|    4|          0|
    |trunc_ln45_2_reg_2082                                                            |   6|   0|    6|          0|
    |trunc_ln45_3_reg_2087                                                            |  11|   0|   11|          0|
    |xor_ln45_1_reg_2133                                                              |   1|   0|    1|          0|
    |zext_ln45_1_reg_2057                                                             |  52|   0|   54|          2|
    |zext_ln45_reg_2052                                                               |  11|   0|   12|          1|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 375|   0|  378|          3|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_356_p_din0                                                       |  out|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_356_p_din1                                                       |  out|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_356_p_dout0                                                      |   in|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_356_p_ce                                                         |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_360_p_din0                                                       |  out|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_360_p_dout0                                                      |   in|   64|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_360_p_ce                                                         |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_363_p_din0                                                       |  out|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_363_p_din1                                                       |  out|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_363_p_dout0                                                      |   in|   32|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|grp_fu_363_p_ce                                                         |  out|    1|  ap_ctrl_hs|                                pvm_split_and_norm<config_enc5>|  return value|
|mamba_in_0_din                                                          |  out|  576|     ap_fifo|                                                     mamba_in_0|       pointer|
|mamba_in_0_full_n                                                       |   in|    1|     ap_fifo|                                                     mamba_in_0|       pointer|
|mamba_in_0_write                                                        |  out|    1|     ap_fifo|                                                     mamba_in_0|       pointer|
|mamba_in_1_din                                                          |  out|  576|     ap_fifo|                                                     mamba_in_1|       pointer|
|mamba_in_1_full_n                                                       |   in|    1|     ap_fifo|                                                     mamba_in_1|       pointer|
|mamba_in_1_write                                                        |  out|    1|     ap_fifo|                                                     mamba_in_1|       pointer|
|mamba_in_2_din                                                          |  out|  576|     ap_fifo|                                                     mamba_in_2|       pointer|
|mamba_in_2_full_n                                                       |   in|    1|     ap_fifo|                                                     mamba_in_2|       pointer|
|mamba_in_2_write                                                        |  out|    1|     ap_fifo|                                                     mamba_in_2|       pointer|
|mamba_in_3_din                                                          |  out|  576|     ap_fifo|                                                     mamba_in_3|       pointer|
|mamba_in_3_full_n                                                       |   in|    1|     ap_fifo|                                                     mamba_in_3|       pointer|
|mamba_in_3_write                                                        |  out|    1|     ap_fifo|                                                     mamba_in_3|       pointer|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0    |  out|    7|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0         |  out|    1|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0          |   in|   18|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

