<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamDmaRingWrite.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamDmaRingWrite_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamDmaRingWrite.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html">AxiStreamDmaRingWrite::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Functions" name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:a560f6d58af256fd825ff24ad237c6f24" id="r_a560f6d58af256fd825ff24ad237c6f24"><td class="memItemLeft" align="right" valign="top"><a id="a560f6d58af256fd825ff24ad237c6f24" name="a560f6d58af256fd825ff24ad237c6f24"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a560f6d58af256fd825ff24ad237c6f24">statusRamInit</a></td></tr>
<tr class="memitem:a55e849a3a10b9315e74b7d61f9128fda" id="r_a55e849a3a10b9315e74b7d61f9128fda"><td class="memItemLeft" align="right" valign="top"><a id="a55e849a3a10b9315e74b7d61f9128fda" name="a55e849a3a10b9315e74b7d61f9128fda"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a55e849a3a10b9315e74b7d61f9128fda">statusRamClear</a></td></tr>
<tr class="memitem:a560f6d58af256fd825ff24ad237c6f24" id="r_a560f6d58af256fd825ff24ad237c6f24"><td class="memItemLeft" align="right" valign="top"><a id="a560f6d58af256fd825ff24ad237c6f24" name="a560f6d58af256fd825ff24ad237c6f24"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a560f6d58af256fd825ff24ad237c6f24">statusRamInit</a></td></tr>
<tr class="memitem:a55e849a3a10b9315e74b7d61f9128fda" id="r_a55e849a3a10b9315e74b7d61f9128fda"><td class="memItemLeft" align="right" valign="top"><a id="a55e849a3a10b9315e74b7d61f9128fda" name="a55e849a3a10b9315e74b7d61f9128fda"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a55e849a3a10b9315e74b7d61f9128fda">statusRamClear</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a6756f85acec2ab7ab3f934c93b93b92f" id="r_a6756f85acec2ab7ab3f934c93b93b92f"><td class="memItemLeft" align="right" valign="top"><a id="a6756f85acec2ab7ab3f934c93b93b92f" name="a6756f85acec2ab7ab3f934c93b93b92f"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a6756f85acec2ab7ab3f934c93b93b92f">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axisDataMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClear</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClearEn</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">endRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrAddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrStrobe</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">nextRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">startRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">statusRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">trigRamDout</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a6756f85acec2ab7ab3f934c93b93b92f" id="r_a6756f85acec2ab7ab3f934c93b93b92f"><td class="memItemLeft" align="right" valign="top"><a id="a6756f85acec2ab7ab3f934c93b93b92f" name="a6756f85acec2ab7ab3f934c93b93b92f"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a6756f85acec2ab7ab3f934c93b93b92f">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axisDataMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClear</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferClearEn</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">endRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrAddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrStrobe</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">modeWrValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">nextRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">startRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">statusRamDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">trigRamDout</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a10e32df91fc02e644acb3198d060fd8c" id="r_a10e32df91fc02e644acb3198d060fd8c"><td class="memItemLeft" align="right" valign="top"><a id="a10e32df91fc02e644acb3198d060fd8c" name="a10e32df91fc02e644acb3198d060fd8c"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a10e32df91fc02e644acb3198d060fd8c">RAM_DATA_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3f9d926cf8a561e0904aec0e34ce1491" id="r_a3f9d926cf8a561e0904aec0e34ce1491"><td class="memItemLeft" align="right" valign="top"><a id="a3f9d926cf8a561e0904aec0e34ce1491" name="a3f9d926cf8a561e0904aec0e34ce1491"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a3f9d926cf8a561e0904aec0e34ce1491">RAM_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUFFERS_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab53c2527c7357371e31c89333b1fe937" id="r_ab53c2527c7357371e31c89333b1fe937"><td class="memItemLeft" align="right" valign="top"><a id="ab53c2527c7357371e31c89333b1fe937" name="ab53c2527c7357371e31c89333b1fe937"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ab53c2527c7357371e31c89333b1fe937">AXIL_RAM_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c0536c106d65f173133488b38f76549" id="r_a2c0536c106d65f173133488b38f76549"><td class="memItemLeft" align="right" valign="top"><a id="a2c0536c106d65f173133488b38f76549" name="a2c0536c106d65f173133488b38f76549"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a2c0536c106d65f173133488b38f76549">DMA_ADDR_LOW_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BURST_SIZE_BYTES_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5cc32e6ebc3349f632a26f34841276a6" id="r_a5cc32e6ebc3349f632a26f34841276a6"><td class="memItemLeft" align="right" valign="top"><a id="a5cc32e6ebc3349f632a26f34841276a6" name="a5cc32e6ebc3349f632a26f34841276a6"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5cc32e6ebc3349f632a26f34841276a6">BURST_SIZE_SLV_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">toSlv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DMA_ADDR_LOW_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a12eb9244229f23a8421c1c4cce37c6e9" id="r_a12eb9244229f23a8421c1c4cce37c6e9"><td class="memItemLeft" align="right" valign="top"><a id="a12eb9244229f23a8421c1c4cce37c6e9" name="a12eb9244229f23a8421c1c4cce37c6e9"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a12eb9244229f23a8421c1c4cce37c6e9">STATUS_RAM_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">statusRamInit</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af73365c9d2f772c2fd4a99088e812b32" id="r_af73365c9d2f772c2fd4a99088e812b32"><td class="memItemLeft" align="right" valign="top"><a id="af73365c9d2f772c2fd4a99088e812b32" name="af73365c9d2f772c2fd4a99088e812b32"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#af73365c9d2f772c2fd4a99088e812b32">AXIL_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteCrossbarMasterConfigArray</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">START_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">START_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">END_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">END_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NEXT_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NEXT_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRIG_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRIG_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MODE_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MODE_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">STATUS_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getBufferAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">STATUS_AXIL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">X</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a984b26c727079b14b411ad4977a270bc" id="r_a984b26c727079b14b411ad4977a270bc"><td class="memItemLeft" align="right" valign="top"><a id="a984b26c727079b14b411ad4977a270bc" name="a984b26c727079b14b411ad4977a270bc"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a984b26c727079b14b411ad4977a270bc">INT_STATUS_AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_FIXED_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad660f3c6af42ae6650b187b12ca177c9" id="r_ad660f3c6af42ae6650b187b12ca177c9"><td class="memItemLeft" align="right" valign="top"><a id="ad660f3c6af42ae6650b187b12ca177c9" name="ad660f3c6af42ae6650b187b12ca177c9"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ad660f3c6af42ae6650b187b12ca177c9">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdRamAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">activeBuffer</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ramWe</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">statusClearEn</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">statusClearAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">nextAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">startAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">endAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">trigAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">mode</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">status</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_TVALID_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">request</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">drop</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">address</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">maxSize</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">toSlv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BURST_SIZE_BYTES_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">prot</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">trigger</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">softTrigger</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">eofe</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferEnabled</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferEmpty</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferFull</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferDone</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferTriggered</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferError</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bufferClear</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axisStatusMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INT_STATUS_AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a0be4915d0ea13be844e3ea3900085520" id="r_a0be4915d0ea13be844e3ea3900085520"><td class="memItemLeft" align="right" valign="top"><a id="a0be4915d0ea13be844e3ea3900085520" name="a0be4915d0ea13be844e3ea3900085520"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a0be4915d0ea13be844e3ea3900085520">StateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_TVALID_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ASSERT_ADDR_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LATCH_POINTERS_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_DMA_DONE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ab1f8aa2c4651a5fc56178692abfedd89" id="r_ab1f8aa2c4651a5fc56178692abfedd89"><td class="memItemLeft" align="right" valign="top"><a id="ab1f8aa2c4651a5fc56178692abfedd89" name="ab1f8aa2c4651a5fc56178692abfedd89"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ab1f8aa2c4651a5fc56178692abfedd89">locAxilWriteMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa90488831bb257d70f1a4903a188f418" id="r_aa90488831bb257d70f1a4903a188f418"><td class="memItemLeft" align="right" valign="top"><a id="aa90488831bb257d70f1a4903a188f418" name="aa90488831bb257d70f1a4903a188f418"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#aa90488831bb257d70f1a4903a188f418">locAxilWriteSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a039205802cb1ca3d4bfc2b11b15fd622" id="r_a039205802cb1ca3d4bfc2b11b15fd622"><td class="memItemLeft" align="right" valign="top"><a id="a039205802cb1ca3d4bfc2b11b15fd622" name="a039205802cb1ca3d4bfc2b11b15fd622"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a039205802cb1ca3d4bfc2b11b15fd622">locAxilReadMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afdd63d5546975bbcd6ad7a07fbd3e582" id="r_afdd63d5546975bbcd6ad7a07fbd3e582"><td class="memItemLeft" align="right" valign="top"><a id="afdd63d5546975bbcd6ad7a07fbd3e582" name="afdd63d5546975bbcd6ad7a07fbd3e582"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#afdd63d5546975bbcd6ad7a07fbd3e582">locAxilReadSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad281bfa21a424f6f19a59a26f544ba61" id="r_ad281bfa21a424f6f19a59a26f544ba61"><td class="memItemLeft" align="right" valign="top"><a id="ad281bfa21a424f6f19a59a26f544ba61" name="ad281bfa21a424f6f19a59a26f544ba61"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ad281bfa21a424f6f19a59a26f544ba61">dmaAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afda64aa14e4e90e3489086aa6344fa37" id="r_afda64aa14e4e90e3489086aa6344fa37"><td class="memItemLeft" align="right" valign="top"><a id="afda64aa14e4e90e3489086aa6344fa37" name="afda64aa14e4e90e3489086aa6344fa37"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#afda64aa14e4e90e3489086aa6344fa37">startRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a23b2ffad9e235189473229cbec52ac42" id="r_a23b2ffad9e235189473229cbec52ac42"><td class="memItemLeft" align="right" valign="top"><a id="a23b2ffad9e235189473229cbec52ac42" name="a23b2ffad9e235189473229cbec52ac42"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a23b2ffad9e235189473229cbec52ac42">endRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8770f98c0e513a92b6aafac6dcecc1de" id="r_a8770f98c0e513a92b6aafac6dcecc1de"><td class="memItemLeft" align="right" valign="top"><a id="a8770f98c0e513a92b6aafac6dcecc1de" name="a8770f98c0e513a92b6aafac6dcecc1de"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a8770f98c0e513a92b6aafac6dcecc1de">nextRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a764008afeefb8691a281f1aa490a9249" id="r_a764008afeefb8691a281f1aa490a9249"><td class="memItemLeft" align="right" valign="top"><a id="a764008afeefb8691a281f1aa490a9249" name="a764008afeefb8691a281f1aa490a9249"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a764008afeefb8691a281f1aa490a9249">trigRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2a7e9240340acedbede621ae7b0f18f0" id="r_a2a7e9240340acedbede621ae7b0f18f0"><td class="memItemLeft" align="right" valign="top"><a id="a2a7e9240340acedbede621ae7b0f18f0" name="a2a7e9240340acedbede621ae7b0f18f0"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a2a7e9240340acedbede621ae7b0f18f0">modeRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a76ca3c54fecbe6018b9bf4212258dd72" id="r_a76ca3c54fecbe6018b9bf4212258dd72"><td class="memItemLeft" align="right" valign="top"><a id="a76ca3c54fecbe6018b9bf4212258dd72" name="a76ca3c54fecbe6018b9bf4212258dd72"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a76ca3c54fecbe6018b9bf4212258dd72">statusRamDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6c465a419f99e92275b026f7c2887d71" id="r_a6c465a419f99e92275b026f7c2887d71"><td class="memItemLeft" align="right" valign="top"><a id="a6c465a419f99e92275b026f7c2887d71" name="a6c465a419f99e92275b026f7c2887d71"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a6c465a419f99e92275b026f7c2887d71">modeWrValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5a6ef30639b7eef6cd1fe6fccccd7f87" id="r_a5a6ef30639b7eef6cd1fe6fccccd7f87"><td class="memItemLeft" align="right" valign="top"><a id="a5a6ef30639b7eef6cd1fe6fccccd7f87" name="a5a6ef30639b7eef6cd1fe6fccccd7f87"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5a6ef30639b7eef6cd1fe6fccccd7f87">modeWrStrobe</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae6d50f00792e51be2522478a75e7b934" id="r_ae6d50f00792e51be2522478a75e7b934"><td class="memItemLeft" align="right" valign="top"><a id="ae6d50f00792e51be2522478a75e7b934" name="ae6d50f00792e51be2522478a75e7b934"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ae6d50f00792e51be2522478a75e7b934">modeWrAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac287b25f29ecef00ebac549d48a025b0" id="r_ac287b25f29ecef00ebac549d48a025b0"><td class="memItemLeft" align="right" valign="top"><a id="ac287b25f29ecef00ebac549d48a025b0" name="ac287b25f29ecef00ebac549d48a025b0"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ac287b25f29ecef00ebac549d48a025b0">modeWrData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a050bcf2f9d1215b81f6254550a8584ca" id="r_a050bcf2f9d1215b81f6254550a8584ca"><td class="memItemLeft" align="right" valign="top"><a id="a050bcf2f9d1215b81f6254550a8584ca" name="a050bcf2f9d1215b81f6254550a8584ca"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a050bcf2f9d1215b81f6254550a8584ca">statusWe</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8752437244e05701c22f1a6fc69624eb" id="r_a8752437244e05701c22f1a6fc69624eb"><td class="memItemLeft" align="right" valign="top"><a id="a8752437244e05701c22f1a6fc69624eb" name="a8752437244e05701c22f1a6fc69624eb"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a8752437244e05701c22f1a6fc69624eb">statusAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9a41cbe9512fbbe31cbdddb53082a0e8" id="r_a9a41cbe9512fbbe31cbdddb53082a0e8"><td class="memItemLeft" align="right" valign="top"><a id="a9a41cbe9512fbbe31cbdddb53082a0e8" name="a9a41cbe9512fbbe31cbdddb53082a0e8"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a9a41cbe9512fbbe31cbdddb53082a0e8">statusDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a0a0d682a18a0b797da3f3b0148633d44" id="r_a0a0d682a18a0b797da3f3b0148633d44"><td class="memItemLeft" align="right" valign="top"><a id="a0a0d682a18a0b797da3f3b0148633d44" name="a0a0d682a18a0b797da3f3b0148633d44"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a0a0d682a18a0b797da3f3b0148633d44">u_axilitecrossbar_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteCrossbar</b>  <em><a class="el" href="classAxiLiteCrossbar.html">&lt;Entity AxiLiteCrossbar&gt;</a></em></td></tr>
<tr class="memitem:a3526c4313cc66fa2e01ded5056f9dd5d" id="r_a3526c4313cc66fa2e01ded5056f9dd5d"><td class="memItemLeft" align="right" valign="top"><a id="a3526c4313cc66fa2e01ded5056f9dd5d" name="a3526c4313cc66fa2e01ded5056f9dd5d"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a3526c4313cc66fa2e01ded5056f9dd5d">u_axidualportram_start</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:af6771889fa0756ee07b9772add5ca973" id="r_af6771889fa0756ee07b9772add5ca973"><td class="memItemLeft" align="right" valign="top"><a id="af6771889fa0756ee07b9772add5ca973" name="af6771889fa0756ee07b9772add5ca973"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#af6771889fa0756ee07b9772add5ca973">u_axidualportram_end</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:add444663c8a2cf04641a087c2f5b7005" id="r_add444663c8a2cf04641a087c2f5b7005"><td class="memItemLeft" align="right" valign="top"><a id="add444663c8a2cf04641a087c2f5b7005" name="add444663c8a2cf04641a087c2f5b7005"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#add444663c8a2cf04641a087c2f5b7005">u_axidualportram_next</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a2b6633f753075beb4327d3f711000c0c" id="r_a2b6633f753075beb4327d3f711000c0c"><td class="memItemLeft" align="right" valign="top"><a id="a2b6633f753075beb4327d3f711000c0c" name="a2b6633f753075beb4327d3f711000c0c"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a2b6633f753075beb4327d3f711000c0c">u_axidualportram_trigger</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a75811850de10e20f9554be1a7648beef" id="r_a75811850de10e20f9554be1a7648beef"><td class="memItemLeft" align="right" valign="top"><a id="a75811850de10e20f9554be1a7648beef" name="a75811850de10e20f9554be1a7648beef"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a75811850de10e20f9554be1a7648beef">u_axidualportram_mode</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a5a8cc18b75b76e6bdefc31bebbf3b2cd" id="r_a5a8cc18b75b76e6bdefc31bebbf3b2cd"><td class="memItemLeft" align="right" valign="top"><a id="a5a8cc18b75b76e6bdefc31bebbf3b2cd" name="a5a8cc18b75b76e6bdefc31bebbf3b2cd"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5a8cc18b75b76e6bdefc31bebbf3b2cd">u_axidualportram_status</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:aaf38e6008cba86bd6ef3808887028f5f" id="r_aaf38e6008cba86bd6ef3808887028f5f"><td class="memItemLeft" align="right" valign="top"><a id="aaf38e6008cba86bd6ef3808887028f5f" name="aaf38e6008cba86bd6ef3808887028f5f"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#aaf38e6008cba86bd6ef3808887028f5f">u_axistreamdmawrite_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaWrite</b>  <em><a class="el" href="classAxiStreamDmaWrite.html">&lt;Entity AxiStreamDmaWrite&gt;</a></em></td></tr>
<tr class="memitem:ab88e1e35fd9998007e3180db3b9c709a" id="r_ab88e1e35fd9998007e3180db3b9c709a"><td class="memItemLeft" align="right" valign="top"><a id="ab88e1e35fd9998007e3180db3b9c709a" name="ab88e1e35fd9998007e3180db3b9c709a"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ab88e1e35fd9998007e3180db3b9c709a">u_axistreamfifo_msg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:a0a0d682a18a0b797da3f3b0148633d44" id="r_a0a0d682a18a0b797da3f3b0148633d44"><td class="memItemLeft" align="right" valign="top"><a id="a0a0d682a18a0b797da3f3b0148633d44" name="a0a0d682a18a0b797da3f3b0148633d44"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a0a0d682a18a0b797da3f3b0148633d44">u_axilitecrossbar_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteCrossbar</b>  <em><a class="el" href="classAxiLiteCrossbar.html">&lt;Entity AxiLiteCrossbar&gt;</a></em></td></tr>
<tr class="memitem:a3526c4313cc66fa2e01ded5056f9dd5d" id="r_a3526c4313cc66fa2e01ded5056f9dd5d"><td class="memItemLeft" align="right" valign="top"><a id="a3526c4313cc66fa2e01ded5056f9dd5d" name="a3526c4313cc66fa2e01ded5056f9dd5d"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a3526c4313cc66fa2e01ded5056f9dd5d">u_axidualportram_start</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:af6771889fa0756ee07b9772add5ca973" id="r_af6771889fa0756ee07b9772add5ca973"><td class="memItemLeft" align="right" valign="top"><a id="af6771889fa0756ee07b9772add5ca973" name="af6771889fa0756ee07b9772add5ca973"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#af6771889fa0756ee07b9772add5ca973">u_axidualportram_end</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:add444663c8a2cf04641a087c2f5b7005" id="r_add444663c8a2cf04641a087c2f5b7005"><td class="memItemLeft" align="right" valign="top"><a id="add444663c8a2cf04641a087c2f5b7005" name="add444663c8a2cf04641a087c2f5b7005"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#add444663c8a2cf04641a087c2f5b7005">u_axidualportram_next</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a2b6633f753075beb4327d3f711000c0c" id="r_a2b6633f753075beb4327d3f711000c0c"><td class="memItemLeft" align="right" valign="top"><a id="a2b6633f753075beb4327d3f711000c0c" name="a2b6633f753075beb4327d3f711000c0c"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a2b6633f753075beb4327d3f711000c0c">u_axidualportram_trigger</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a75811850de10e20f9554be1a7648beef" id="r_a75811850de10e20f9554be1a7648beef"><td class="memItemLeft" align="right" valign="top"><a id="a75811850de10e20f9554be1a7648beef" name="a75811850de10e20f9554be1a7648beef"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a75811850de10e20f9554be1a7648beef">u_axidualportram_mode</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a5a8cc18b75b76e6bdefc31bebbf3b2cd" id="r_a5a8cc18b75b76e6bdefc31bebbf3b2cd"><td class="memItemLeft" align="right" valign="top"><a id="a5a8cc18b75b76e6bdefc31bebbf3b2cd" name="a5a8cc18b75b76e6bdefc31bebbf3b2cd"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#a5a8cc18b75b76e6bdefc31bebbf3b2cd">u_axidualportram_status</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:aaf38e6008cba86bd6ef3808887028f5f" id="r_aaf38e6008cba86bd6ef3808887028f5f"><td class="memItemLeft" align="right" valign="top"><a id="aaf38e6008cba86bd6ef3808887028f5f" name="aaf38e6008cba86bd6ef3808887028f5f"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#aaf38e6008cba86bd6ef3808887028f5f">u_axistreamdmawrite_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaWrite</b>  <em><a class="el" href="classAxiStreamDmaWrite.html">&lt;Entity AxiStreamDmaWrite&gt;</a></em></td></tr>
<tr class="memitem:ab88e1e35fd9998007e3180db3b9c709a" id="r_ab88e1e35fd9998007e3180db3b9c709a"><td class="memItemLeft" align="right" valign="top"><a id="ab88e1e35fd9998007e3180db3b9c709a" name="ab88e1e35fd9998007e3180db3b9c709a"></a>
<a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html#ab88e1e35fd9998007e3180db3b9c709a">u_axistreamfifo_msg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/dma/rtl/v1/<b>AxiStreamDmaRingWrite.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamDmaRingWrite.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDmaRingWrite.html">AxiStreamDmaRingWrite</a></li><li class="navelem"><a class="el" href="classAxiStreamDmaRingWrite_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
