#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_009F84C8 .scope module, "tb_sdram_controller" "tb_sdram_controller" 2 1;
 .timescale 0 0;
v009FCF58_0 .var "clk", 0 0;
v009FCFB0_0 .net "data_valid", 0 0, v009F8760_0; 1 drivers
v009FD008_0 .var "read_req", 0 0;
v009F2B00_0 .var "reset", 0 0;
v009F2B58_0 .net "sdram_cmd", 2 0, v009F3778_0; 1 drivers
v009F2BB0_0 .var "write_req", 0 0;
S_009F7780 .scope module, "dut" "sdram_controller" 2 10, 3 1, S_009F84C8;
 .timescale 0 0;
P_009FADCC .param/l "ACTIVATE" 3 19, C4<001>;
P_009FADE0 .param/l "CMD_ACTIVE" 3 12, C4<001>;
P_009FADF4 .param/l "CMD_HOLD" 3 35, +C4<011>;
P_009FAE08 .param/l "CMD_NOP" 3 11, C4<000>;
P_009FAE1C .param/l "CMD_PRECHARGE" 3 15, C4<100>;
P_009FAE30 .param/l "CMD_READ" 3 13, C4<010>;
P_009FAE44 .param/l "CMD_WRITE" 3 14, C4<011>;
P_009FAE58 .param/l "IDLE" 3 18, C4<000>;
P_009FAE6C .param/l "PRECHARGE" 3 24, C4<110>;
P_009FAE80 .param/l "READ" 3 21, C4<011>;
P_009FAE94 .param/l "WAIT_TCAS" 3 23, C4<101>;
P_009FAEA8 .param/l "WAIT_TRCD" 3 20, C4<010>;
P_009FAEBC .param/l "WAIT_TRP" 3 25, C4<111>;
P_009FAED0 .param/l "WRITE" 3 22, C4<100>;
P_009FAEE4 .param/l "tCAS" 3 31, +C4<010>;
P_009FAEF8 .param/l "tRCD" 3 30, +C4<010>;
P_009FAF0C .param/l "tRP" 3 32, +C4<010>;
v009FEB48_0 .net "clk", 0 0, v009FCF58_0; 1 drivers
v009FE3A0_0 .var "cmd_timer", 1 0;
v009F8760_0 .var "data_valid", 0 0;
v009F87B8_0 .var "next_state", 2 0;
v009FAF28_0 .net "read_req", 0 0, v009FD008_0; 1 drivers
v009FAF80_0 .net "reset", 0 0, v009F2B00_0; 1 drivers
v009F3778_0 .var "sdram_cmd", 2 0;
v009F37D0_0 .var "state", 2 0;
v009F33A0_0 .var "timer", 2 0;
v009F33F8_0 .net "write_req", 0 0, v009F2BB0_0; 1 drivers
E_009FA588/0 .event edge, v009F37D0_0, v009FAF28_0, v009F33F8_0, v009FE3A0_0;
E_009FA588/1 .event edge, v009F33A0_0;
E_009FA588 .event/or E_009FA588/0, E_009FA588/1;
E_009FA708 .event posedge, v009FAF80_0, v009FEB48_0;
    .scope S_009F7780;
T_0 ;
    %wait E_009FA708;
    %load/v 8, v009FAF80_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v009F37D0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v009F87B8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v009F37D0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_009F7780;
T_1 ;
    %wait E_009FA708;
    %load/v 8, v009FAF80_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v009F33A0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v009F37D0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %mov 8, 4, 1;
    %load/v 9, v009F37D0_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 5, 4;
    %or 8, 4, 1;
    %load/v 9, v009F37D0_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 7, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v009F33A0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v009F33A0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v009F33A0_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_009F7780;
T_2 ;
    %wait E_009FA708;
    %load/v 8, v009FAF80_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v009FE3A0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v009F3778_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %load/v 8, v009FE3A0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v009FE3A0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v009FE3A0_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_009F7780;
T_3 ;
    %wait E_009FA588;
    %set/v v009F3778_0, 0, 3;
    %set/v v009F8760_0, 0, 1;
    %load/v 8, v009F37D0_0, 3;
    %set/v v009F87B8_0, 8, 3;
    %load/v 8, v009F37D0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/v 8, v009FAF28_0, 1;
    %load/v 9, v009F33F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.9, 8;
    %movi 8, 1, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.9 ;
    %jmp T_3.8;
T_3.1 ;
    %movi 8, 1, 3;
    %set/v v009F3778_0, 8, 3;
    %load/v 8, v009FE3A0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.11, 4;
    %movi 8, 2, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.11 ;
    %jmp T_3.8;
T_3.2 ;
    %load/v 8, v009F33A0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_3.13, 4;
    %load/v 8, v009FAF28_0, 1;
    %jmp/0xz  T_3.15, 8;
    %movi 8, 3, 3;
    %set/v v009F87B8_0, 8, 3;
    %jmp T_3.16;
T_3.15 ;
    %load/v 8, v009F33F8_0, 1;
    %jmp/0xz  T_3.17, 8;
    %movi 8, 4, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.17 ;
T_3.16 ;
T_3.13 ;
    %jmp T_3.8;
T_3.3 ;
    %movi 8, 2, 3;
    %set/v v009F3778_0, 8, 3;
    %load/v 8, v009FE3A0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.19, 4;
    %movi 8, 5, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.19 ;
    %jmp T_3.8;
T_3.4 ;
    %load/v 8, v009F33A0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_3.21, 4;
    %set/v v009F8760_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.21 ;
    %jmp T_3.8;
T_3.5 ;
    %movi 8, 3, 3;
    %set/v v009F3778_0, 8, 3;
    %load/v 8, v009FE3A0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.23, 4;
    %movi 8, 6, 3;
    %set/v v009F87B8_0, 8, 3;
T_3.23 ;
    %jmp T_3.8;
T_3.6 ;
    %movi 8, 4, 3;
    %set/v v009F3778_0, 8, 3;
    %load/v 8, v009FE3A0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.25, 4;
    %set/v v009F87B8_0, 1, 3;
T_3.25 ;
    %jmp T_3.8;
T_3.7 ;
    %load/v 8, v009F33A0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_3.27, 4;
    %set/v v009F87B8_0, 0, 3;
T_3.27 ;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_009F84C8;
T_4 ;
    %delay 5, 0;
    %load/v 8, v009FCF58_0, 1;
    %inv 8, 1;
    %set/v v009FCF58_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_009F84C8;
T_5 ;
    %vpi_call 2 22 "$dumpfile", "sdram.vcd";
    %vpi_call 2 23 "$dumpvars", 1'sb0, S_009F84C8;
    %set/v v009FCF58_0, 0, 1;
    %set/v v009F2B00_0, 1, 1;
    %set/v v009FD008_0, 0, 1;
    %set/v v009F2BB0_0, 0, 1;
    %delay 10, 0;
    %set/v v009F2B00_0, 0, 1;
    %delay 10, 0;
    %set/v v009F2BB0_0, 1, 1;
    %delay 10, 0;
    %set/v v009F2BB0_0, 0, 1;
    %delay 60, 0;
    %delay 10, 0;
    %set/v v009FD008_0, 1, 1;
    %delay 10, 0;
    %set/v v009FD008_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sdram_controller.v";
    "sdram_controller.v";
