`timescale 1ns/1ns
`define CLK10M_PERIOD 100

module	ad7928_tb;

	reg					clk;
	reg					rst_n;
	wire					channel;
	wire	[11:0]		dout;
	
	
	
ad7928 ad7928(
	.clk,
	.rst_n,
	.channel,
	.dout
);



initial clk = 1'b1;
always #(`CLK10M_PERIOD/2) clk = ~clk;

initial begin
	rst_n = 0;
	#201;
	rst_n = 1;
	#20000;
	$stop;
end
