# 4bit-ALU-design-Using-Verilog

This is my mini project completed during my 3rd year of engineering with 3 more friends . More details are written in word file attacted in repository

### Below is RTL of project. All Waveforms,testbench,delays are specified in word file.
![RTL-1](https://user-images.githubusercontent.com/71014235/108410248-301a2480-724d-11eb-8439-74c905b0814a.jpg)
