
first_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049fc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004ab8  08004ab8  00014ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b94  08004b94  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004b94  08004b94  00014b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b9c  08004b9c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b9c  08004b9c  00014b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ba0  08004ba0  00014ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000000c  08004bb0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08004bb0  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011b45  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002290  00000000  00000000  00031bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001048  00000000  00000000  00033e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd3  00000000  00000000  00034e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cbbf  00000000  00000000  00035b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012e3e  00000000  00000000  0005272a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c16d0  00000000  00000000  00065568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003bd8  00000000  00000000  00126c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0012a810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004aa0 	.word	0x08004aa0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004aa0 	.word	0x08004aa0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fb77 	bl	8000d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f82b 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 f9a7 	bl	800097c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062e:	f000 f957 	bl	80008e0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000632:	f000 f86d 	bl	8000710 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000636:	f000 f8d3 	bl	80007e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <main+0x58>)
 800063c:	0018      	movs	r0, r3
 800063e:	f000 fef5 	bl	800142c <HAL_ADC_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000642:	4b0d      	ldr	r3, [pc, #52]	; (8000678 <main+0x5c>)
 8000644:	2104      	movs	r1, #4
 8000646:	0018      	movs	r0, r3
 8000648:	f002 fc24 	bl	8002e94 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      int x;
      for(x=500; x<2250; x=x+1)
 800064c:	23fa      	movs	r3, #250	; 0xfa
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	e009      	b.n	8000668 <main+0x4c>
      {
        __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, x);
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <main+0x5c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	639a      	str	r2, [r3, #56]	; 0x38
        HAL_Delay(0.1);
 800065c:	2000      	movs	r0, #0
 800065e:	f000 fbdf 	bl	8000e20 <HAL_Delay>
      for(x=500; x<2250; x=x+1)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3301      	adds	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a04      	ldr	r2, [pc, #16]	; (800067c <main+0x60>)
 800066c:	4293      	cmp	r3, r2
 800066e:	ddf1      	ble.n	8000654 <main+0x38>
  {
 8000670:	e7ec      	b.n	800064c <main+0x30>
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	20000028 	.word	0x20000028
 8000678:	2000008c 	.word	0x2000008c
 800067c:	000008c9 	.word	0x000008c9

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b095      	sub	sp, #84	; 0x54
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	2414      	movs	r4, #20
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	233c      	movs	r3, #60	; 0x3c
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f004 f9d9 	bl	8004a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	0018      	movs	r0, r3
 800069a:	2310      	movs	r3, #16
 800069c:	001a      	movs	r2, r3
 800069e:	2100      	movs	r1, #0
 80006a0:	f004 f9d2 	bl	8004a48 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a4:	2380      	movs	r3, #128	; 0x80
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 fba9 	bl	8001e00 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	2202      	movs	r2, #2
 80006b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2280      	movs	r2, #128	; 0x80
 80006b8:	0052      	lsls	r2, r2, #1
 80006ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2240      	movs	r2, #64	; 0x40
 80006c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2200      	movs	r2, #0
 80006cc:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 fbe1 	bl	8001e98 <HAL_RCC_OscConfig>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006da:	f000 f9ab 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2207      	movs	r2, #7
 80006e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2200      	movs	r2, #0
 80006e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2100      	movs	r1, #0
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 ff2c 	bl	8002558 <HAL_RCC_ClockConfig>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000704:	f000 f996 	bl	8000a34 <Error_Handler>
  }
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b015      	add	sp, #84	; 0x54
 800070e:	bd90      	pop	{r4, r7, pc}

08000710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	0018      	movs	r0, r3
 800071a:	230c      	movs	r3, #12
 800071c:	001a      	movs	r2, r3
 800071e:	2100      	movs	r1, #0
 8000720:	f004 f992 	bl	8004a48 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000724:	4b2b      	ldr	r3, [pc, #172]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000726:	4a2c      	ldr	r2, [pc, #176]	; (80007d8 <MX_ADC1_Init+0xc8>)
 8000728:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800072a:	4b2a      	ldr	r3, [pc, #168]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800072c:	2280      	movs	r2, #128	; 0x80
 800072e:	05d2      	lsls	r2, r2, #23
 8000730:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000732:	4b28      	ldr	r3, [pc, #160]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000738:	4b26      	ldr	r3, [pc, #152]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800073e:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000744:	4b23      	ldr	r3, [pc, #140]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000746:	2204      	movs	r2, #4
 8000748:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800074a:	4b22      	ldr	r3, [pc, #136]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800074c:	2200      	movs	r2, #0
 800074e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000750:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000752:	2200      	movs	r2, #0
 8000754:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000756:	4b1f      	ldr	r3, [pc, #124]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000758:	2201      	movs	r2, #1
 800075a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800075c:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800075e:	2201      	movs	r2, #1
 8000760:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000762:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000764:	2200      	movs	r2, #0
 8000766:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000768:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800076a:	2200      	movs	r2, #0
 800076c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800076e:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000770:	222c      	movs	r2, #44	; 0x2c
 8000772:	2100      	movs	r1, #0
 8000774:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000776:	4b17      	ldr	r3, [pc, #92]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800077c:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000782:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <MX_ADC1_Init+0xc4>)
 800078a:	223c      	movs	r2, #60	; 0x3c
 800078c:	2100      	movs	r1, #0
 800078e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000790:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000792:	2200      	movs	r2, #0
 8000794:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000796:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <MX_ADC1_Init+0xc4>)
 8000798:	0018      	movs	r0, r3
 800079a:	f000 fc9f 	bl	80010dc <HAL_ADC_Init>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80007a2:	f000 f947 	bl	8000a34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	4a0c      	ldr	r2, [pc, #48]	; (80007dc <MX_ADC1_Init+0xcc>)
 80007aa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	1d3a      	adds	r2, r7, #4
 80007ba:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <MX_ADC1_Init+0xc4>)
 80007bc:	0011      	movs	r1, r2
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 fe82 	bl	80014c8 <HAL_ADC_ConfigChannel>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 80007c8:	f000 f934 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007cc:	46c0      	nop			; (mov r8, r8)
 80007ce:	46bd      	mov	sp, r7
 80007d0:	b004      	add	sp, #16
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000028 	.word	0x20000028
 80007d8:	40012400 	.word	0x40012400
 80007dc:	24000200 	.word	0x24000200

080007e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08e      	sub	sp, #56	; 0x38
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e6:	2328      	movs	r3, #40	; 0x28
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	0018      	movs	r0, r3
 80007ec:	2310      	movs	r3, #16
 80007ee:	001a      	movs	r2, r3
 80007f0:	2100      	movs	r1, #0
 80007f2:	f004 f929 	bl	8004a48 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f6:	231c      	movs	r3, #28
 80007f8:	18fb      	adds	r3, r7, r3
 80007fa:	0018      	movs	r0, r3
 80007fc:	230c      	movs	r3, #12
 80007fe:	001a      	movs	r2, r3
 8000800:	2100      	movs	r1, #0
 8000802:	f004 f921 	bl	8004a48 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000806:	003b      	movs	r3, r7
 8000808:	0018      	movs	r0, r3
 800080a:	231c      	movs	r3, #28
 800080c:	001a      	movs	r2, r3
 800080e:	2100      	movs	r1, #0
 8000810:	f004 f91a 	bl	8004a48 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000814:	4b30      	ldr	r3, [pc, #192]	; (80008d8 <MX_TIM2_Init+0xf8>)
 8000816:	2280      	movs	r2, #128	; 0x80
 8000818:	05d2      	lsls	r2, r2, #23
 800081a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800081c:	4b2e      	ldr	r3, [pc, #184]	; (80008d8 <MX_TIM2_Init+0xf8>)
 800081e:	220f      	movs	r2, #15
 8000820:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000822:	4b2d      	ldr	r3, [pc, #180]	; (80008d8 <MX_TIM2_Init+0xf8>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000828:	4b2b      	ldr	r3, [pc, #172]	; (80008d8 <MX_TIM2_Init+0xf8>)
 800082a:	4a2c      	ldr	r2, [pc, #176]	; (80008dc <MX_TIM2_Init+0xfc>)
 800082c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800082e:	4b2a      	ldr	r3, [pc, #168]	; (80008d8 <MX_TIM2_Init+0xf8>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000834:	4b28      	ldr	r3, [pc, #160]	; (80008d8 <MX_TIM2_Init+0xf8>)
 8000836:	2200      	movs	r2, #0
 8000838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800083a:	4b27      	ldr	r3, [pc, #156]	; (80008d8 <MX_TIM2_Init+0xf8>)
 800083c:	0018      	movs	r0, r3
 800083e:	f002 fa71 	bl	8002d24 <HAL_TIM_Base_Init>
 8000842:	1e03      	subs	r3, r0, #0
 8000844:	d001      	beq.n	800084a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000846:	f000 f8f5 	bl	8000a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800084a:	2128      	movs	r1, #40	; 0x28
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2280      	movs	r2, #128	; 0x80
 8000850:	0152      	lsls	r2, r2, #5
 8000852:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000854:	187a      	adds	r2, r7, r1
 8000856:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <MX_TIM2_Init+0xf8>)
 8000858:	0011      	movs	r1, r2
 800085a:	0018      	movs	r0, r3
 800085c:	f002 fd0a 	bl	8003274 <HAL_TIM_ConfigClockSource>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000864:	f000 f8e6 	bl	8000a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000868:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <MX_TIM2_Init+0xf8>)
 800086a:	0018      	movs	r0, r3
 800086c:	f002 fab2 	bl	8002dd4 <HAL_TIM_PWM_Init>
 8000870:	1e03      	subs	r3, r0, #0
 8000872:	d001      	beq.n	8000878 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000874:	f000 f8de 	bl	8000a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000878:	211c      	movs	r1, #28
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000886:	187a      	adds	r2, r7, r1
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <MX_TIM2_Init+0xf8>)
 800088a:	0011      	movs	r1, r2
 800088c:	0018      	movs	r0, r3
 800088e:	f003 f9d5 	bl	8003c3c <HAL_TIMEx_MasterConfigSynchronization>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000896:	f000 f8cd 	bl	8000a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800089a:	003b      	movs	r3, r7
 800089c:	2260      	movs	r2, #96	; 0x60
 800089e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80008a0:	003b      	movs	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008a6:	003b      	movs	r3, r7
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ac:	003b      	movs	r3, r7
 80008ae:	2200      	movs	r2, #0
 80008b0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008b2:	0039      	movs	r1, r7
 80008b4:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <MX_TIM2_Init+0xf8>)
 80008b6:	2204      	movs	r2, #4
 80008b8:	0018      	movs	r0, r3
 80008ba:	f002 fbdb 	bl	8003074 <HAL_TIM_PWM_ConfigChannel>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80008c2:	f000 f8b7 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008c6:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <MX_TIM2_Init+0xf8>)
 80008c8:	0018      	movs	r0, r3
 80008ca:	f000 f941 	bl	8000b50 <HAL_TIM_MspPostInit>

}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b00e      	add	sp, #56	; 0x38
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	2000008c 	.word	0x2000008c
 80008dc:	0000270f 	.word	0x0000270f

080008e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008e4:	4b23      	ldr	r3, [pc, #140]	; (8000974 <MX_USART2_UART_Init+0x94>)
 80008e6:	4a24      	ldr	r2, [pc, #144]	; (8000978 <MX_USART2_UART_Init+0x98>)
 80008e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ea:	4b22      	ldr	r3, [pc, #136]	; (8000974 <MX_USART2_UART_Init+0x94>)
 80008ec:	22e1      	movs	r2, #225	; 0xe1
 80008ee:	0252      	lsls	r2, r2, #9
 80008f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008f2:	4b20      	ldr	r3, [pc, #128]	; (8000974 <MX_USART2_UART_Init+0x94>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f8:	4b1e      	ldr	r3, [pc, #120]	; (8000974 <MX_USART2_UART_Init+0x94>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008fe:	4b1d      	ldr	r3, [pc, #116]	; (8000974 <MX_USART2_UART_Init+0x94>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000904:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <MX_USART2_UART_Init+0x94>)
 8000906:	220c      	movs	r2, #12
 8000908:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090a:	4b1a      	ldr	r3, [pc, #104]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000910:	4b18      	ldr	r3, [pc, #96]	; (8000974 <MX_USART2_UART_Init+0x94>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <MX_USART2_UART_Init+0x94>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800091c:	4b15      	ldr	r3, [pc, #84]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800091e:	2200      	movs	r2, #0
 8000920:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000922:	4b14      	ldr	r3, [pc, #80]	; (8000974 <MX_USART2_UART_Init+0x94>)
 8000924:	2200      	movs	r2, #0
 8000926:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800092a:	0018      	movs	r0, r3
 800092c:	f003 f9fc 	bl	8003d28 <HAL_UART_Init>
 8000930:	1e03      	subs	r3, r0, #0
 8000932:	d001      	beq.n	8000938 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000934:	f000 f87e 	bl	8000a34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800093a:	2100      	movs	r1, #0
 800093c:	0018      	movs	r0, r3
 800093e:	f003 ffa3 	bl	8004888 <HAL_UARTEx_SetTxFifoThreshold>
 8000942:	1e03      	subs	r3, r0, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000946:	f000 f875 	bl	8000a34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094a:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800094c:	2100      	movs	r1, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f003 ffda 	bl	8004908 <HAL_UARTEx_SetRxFifoThreshold>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000958:	f000 f86c 	bl	8000a34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800095c:	4b05      	ldr	r3, [pc, #20]	; (8000974 <MX_USART2_UART_Init+0x94>)
 800095e:	0018      	movs	r0, r3
 8000960:	f003 ff58 	bl	8004814 <HAL_UARTEx_DisableFifoMode>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000968:	f000 f864 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	200000d8 	.word	0x200000d8
 8000978:	40004400 	.word	0x40004400

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b08b      	sub	sp, #44	; 0x2c
 8000980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	2414      	movs	r4, #20
 8000984:	193b      	adds	r3, r7, r4
 8000986:	0018      	movs	r0, r3
 8000988:	2314      	movs	r3, #20
 800098a:	001a      	movs	r2, r3
 800098c:	2100      	movs	r1, #0
 800098e:	f004 f85b 	bl	8004a48 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000992:	4b27      	ldr	r3, [pc, #156]	; (8000a30 <MX_GPIO_Init+0xb4>)
 8000994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000996:	4b26      	ldr	r3, [pc, #152]	; (8000a30 <MX_GPIO_Init+0xb4>)
 8000998:	2104      	movs	r1, #4
 800099a:	430a      	orrs	r2, r1
 800099c:	635a      	str	r2, [r3, #52]	; 0x34
 800099e:	4b24      	ldr	r3, [pc, #144]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009a2:	2204      	movs	r2, #4
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009aa:	4b21      	ldr	r3, [pc, #132]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ae:	4b20      	ldr	r3, [pc, #128]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009b0:	2120      	movs	r1, #32
 80009b2:	430a      	orrs	r2, r1
 80009b4:	635a      	str	r2, [r3, #52]	; 0x34
 80009b6:	4b1e      	ldr	r3, [pc, #120]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ba:	2220      	movs	r2, #32
 80009bc:	4013      	ands	r3, r2
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b1b      	ldr	r3, [pc, #108]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009c6:	4b1a      	ldr	r3, [pc, #104]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009c8:	2101      	movs	r1, #1
 80009ca:	430a      	orrs	r2, r1
 80009cc:	635a      	str	r2, [r3, #52]	; 0x34
 80009ce:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009d2:	2201      	movs	r2, #1
 80009d4:	4013      	ands	r3, r2
 80009d6:	60bb      	str	r3, [r7, #8]
 80009d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009de:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009e0:	2102      	movs	r1, #2
 80009e2:	430a      	orrs	r2, r1
 80009e4:	635a      	str	r2, [r3, #52]	; 0x34
 80009e6:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <MX_GPIO_Init+0xb4>)
 80009e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ea:	2202      	movs	r2, #2
 80009ec:	4013      	ands	r3, r2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80009f2:	23a0      	movs	r3, #160	; 0xa0
 80009f4:	05db      	lsls	r3, r3, #23
 80009f6:	2200      	movs	r2, #0
 80009f8:	2120      	movs	r1, #32
 80009fa:	0018      	movs	r0, r3
 80009fc:	f001 f9e2 	bl	8001dc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000a00:	0021      	movs	r1, r4
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2220      	movs	r2, #32
 8000a06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2202      	movs	r2, #2
 8000a18:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	187a      	adds	r2, r7, r1
 8000a1c:	23a0      	movs	r3, #160	; 0xa0
 8000a1e:	05db      	lsls	r3, r3, #23
 8000a20:	0011      	movs	r1, r2
 8000a22:	0018      	movs	r0, r3
 8000a24:	f001 f862 	bl	8001aec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b00b      	add	sp, #44	; 0x2c
 8000a2e:	bd90      	pop	{r4, r7, pc}
 8000a30:	40021000 	.word	0x40021000

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a46:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	641a      	str	r2, [r3, #64]	; 0x40
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	2201      	movs	r2, #1
 8000a58:	4013      	ands	r3, r2
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a64:	2180      	movs	r1, #128	; 0x80
 8000a66:	0549      	lsls	r1, r1, #21
 8000a68:	430a      	orrs	r2, r1
 8000a6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <HAL_MspInit+0x4c>)
 8000a6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a70:	2380      	movs	r3, #128	; 0x80
 8000a72:	055b      	lsls	r3, r3, #21
 8000a74:	4013      	ands	r3, r2
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000a7a:	23c0      	movs	r3, #192	; 0xc0
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 f9f2 	bl	8000e68 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b002      	add	sp, #8
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40021000 	.word	0x40021000

08000a90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b08b      	sub	sp, #44	; 0x2c
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	2414      	movs	r4, #20
 8000a9a:	193b      	adds	r3, r7, r4
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	2314      	movs	r3, #20
 8000aa0:	001a      	movs	r2, r3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	f003 ffd0 	bl	8004a48 <memset>
  if(hadc->Instance==ADC1)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a17      	ldr	r2, [pc, #92]	; (8000b0c <HAL_ADC_MspInit+0x7c>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d128      	bne.n	8000b04 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ab6:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000ab8:	2180      	movs	r1, #128	; 0x80
 8000aba:	0349      	lsls	r1, r1, #13
 8000abc:	430a      	orrs	r2, r1
 8000abe:	641a      	str	r2, [r3, #64]	; 0x40
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000ac2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ac4:	2380      	movs	r3, #128	; 0x80
 8000ac6:	035b      	lsls	r3, r3, #13
 8000ac8:	4013      	ands	r3, r2
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	635a      	str	r2, [r3, #52]	; 0x34
 8000ada:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <HAL_ADC_MspInit+0x80>)
 8000adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ade:	2202      	movs	r2, #2
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	2202      	movs	r2, #2
 8000aea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	2203      	movs	r2, #3
 8000af0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <HAL_ADC_MspInit+0x84>)
 8000afc:	0019      	movs	r1, r3
 8000afe:	0010      	movs	r0, r2
 8000b00:	f000 fff4 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b00b      	add	sp, #44	; 0x2c
 8000b0a:	bd90      	pop	{r4, r7, pc}
 8000b0c:	40012400 	.word	0x40012400
 8000b10:	40021000 	.word	0x40021000
 8000b14:	50000400 	.word	0x50000400

08000b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	2380      	movs	r3, #128	; 0x80
 8000b26:	05db      	lsls	r3, r3, #23
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d10b      	bne.n	8000b44 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <HAL_TIM_Base_MspInit+0x34>)
 8000b2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_TIM_Base_MspInit+0x34>)
 8000b32:	2101      	movs	r1, #1
 8000b34:	430a      	orrs	r2, r1
 8000b36:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b38:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <HAL_TIM_Base_MspInit+0x34>)
 8000b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4013      	ands	r3, r2
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b004      	add	sp, #16
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40021000 	.word	0x40021000

08000b50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b089      	sub	sp, #36	; 0x24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	240c      	movs	r4, #12
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	2314      	movs	r3, #20
 8000b60:	001a      	movs	r2, r3
 8000b62:	2100      	movs	r1, #0
 8000b64:	f003 ff70 	bl	8004a48 <memset>
  if(htim->Instance==TIM2)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	05db      	lsls	r3, r3, #23
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d122      	bne.n	8000bba <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <HAL_TIM_MspPostInit+0x74>)
 8000b76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b78:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <HAL_TIM_MspPostInit+0x74>)
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	635a      	str	r2, [r3, #52]	; 0x34
 8000b80:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <HAL_TIM_MspPostInit+0x74>)
 8000b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b84:	2201      	movs	r2, #1
 8000b86:	4013      	ands	r3, r2
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b8c:	0021      	movs	r1, r4
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2202      	movs	r2, #2
 8000b92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	2202      	movs	r2, #2
 8000b98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2202      	movs	r2, #2
 8000baa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bac:	187a      	adds	r2, r7, r1
 8000bae:	23a0      	movs	r3, #160	; 0xa0
 8000bb0:	05db      	lsls	r3, r3, #23
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f000 ff99 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b009      	add	sp, #36	; 0x24
 8000bc0:	bd90      	pop	{r4, r7, pc}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b09d      	sub	sp, #116	; 0x74
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd0:	235c      	movs	r3, #92	; 0x5c
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	2314      	movs	r3, #20
 8000bd8:	001a      	movs	r2, r3
 8000bda:	2100      	movs	r1, #0
 8000bdc:	f003 ff34 	bl	8004a48 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be0:	2410      	movs	r4, #16
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	0018      	movs	r0, r3
 8000be6:	234c      	movs	r3, #76	; 0x4c
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f003 ff2c 	bl	8004a48 <memset>
  if(huart->Instance==USART2)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a22      	ldr	r2, [pc, #136]	; (8000c80 <HAL_UART_MspInit+0xb8>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d13e      	bne.n	8000c78 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c06:	193b      	adds	r3, r7, r4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f001 fe4f 	bl	80028ac <HAL_RCCEx_PeriphCLKConfig>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d001      	beq.n	8000c16 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c12:	f7ff ff0f 	bl	8000a34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c16:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c1c:	2180      	movs	r1, #128	; 0x80
 8000c1e:	0289      	lsls	r1, r1, #10
 8000c20:	430a      	orrs	r2, r1
 8000c22:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c24:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	029b      	lsls	r3, r3, #10
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c36:	4b13      	ldr	r3, [pc, #76]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c38:	2101      	movs	r1, #1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	635a      	str	r2, [r3, #52]	; 0x34
 8000c3e:	4b11      	ldr	r3, [pc, #68]	; (8000c84 <HAL_UART_MspInit+0xbc>)
 8000c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c42:	2201      	movs	r2, #1
 8000c44:	4013      	ands	r3, r2
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000c4a:	215c      	movs	r1, #92	; 0x5c
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2202      	movs	r2, #2
 8000c56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	2201      	movs	r2, #1
 8000c68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6a:	187a      	adds	r2, r7, r1
 8000c6c:	23a0      	movs	r3, #160	; 0xa0
 8000c6e:	05db      	lsls	r3, r3, #23
 8000c70:	0011      	movs	r1, r2
 8000c72:	0018      	movs	r0, r3
 8000c74:	f000 ff3a 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b01d      	add	sp, #116	; 0x74
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	40004400 	.word	0x40004400
 8000c84:	40021000 	.word	0x40021000

08000c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c8c:	e7fe      	b.n	8000c8c <NMI_Handler+0x4>

08000c8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c92:	e7fe      	b.n	8000c92 <HardFault_Handler+0x4>

08000c94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cac:	f000 f89c 	bl	8000de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cc0:	480d      	ldr	r0, [pc, #52]	; (8000cf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cc2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cc4:	f7ff fff7 	bl	8000cb6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc8:	480c      	ldr	r0, [pc, #48]	; (8000cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000cca:	490d      	ldr	r1, [pc, #52]	; (8000d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	; (8000d04 <LoopForever+0xe>)
  movs r3, #0
 8000cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd0:	e002      	b.n	8000cd8 <LoopCopyDataInit>

08000cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd6:	3304      	adds	r3, #4

08000cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cdc:	d3f9      	bcc.n	8000cd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cde:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce0:	4c0a      	ldr	r4, [pc, #40]	; (8000d0c <LoopForever+0x16>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce4:	e001      	b.n	8000cea <LoopFillZerobss>

08000ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce8:	3204      	adds	r2, #4

08000cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cec:	d3fb      	bcc.n	8000ce6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cee:	f003 feb3 	bl	8004a58 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000cf2:	f7ff fc93 	bl	800061c <main>

08000cf6 <LoopForever>:

LoopForever:
  b LoopForever
 8000cf6:	e7fe      	b.n	8000cf6 <LoopForever>
  ldr   r0, =_estack
 8000cf8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d00:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d04:	08004ba4 	.word	0x08004ba4
  ldr r2, =_sbss
 8000d08:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d0c:	20000170 	.word	0x20000170

08000d10 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d10:	e7fe      	b.n	8000d10 <ADC1_COMP_IRQHandler>
	...

08000d14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d20:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <HAL_Init+0x3c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b0a      	ldr	r3, [pc, #40]	; (8000d50 <HAL_Init+0x3c>)
 8000d26:	2180      	movs	r1, #128	; 0x80
 8000d28:	0049      	lsls	r1, r1, #1
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f000 f810 	bl	8000d54 <HAL_InitTick>
 8000d34:	1e03      	subs	r3, r0, #0
 8000d36:	d003      	beq.n	8000d40 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d38:	1dfb      	adds	r3, r7, #7
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
 8000d3e:	e001      	b.n	8000d44 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d40:	f7ff fe7e 	bl	8000a40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d44:	1dfb      	adds	r3, r7, #7
 8000d46:	781b      	ldrb	r3, [r3, #0]
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b002      	add	sp, #8
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40022000 	.word	0x40022000

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d5c:	230f      	movs	r3, #15
 8000d5e:	18fb      	adds	r3, r7, r3
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d64:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <HAL_InitTick+0x88>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d02b      	beq.n	8000dc4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	; (8000de0 <HAL_InitTick+0x8c>)
 8000d6e:	681c      	ldr	r4, [r3, #0]
 8000d70:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <HAL_InitTick+0x88>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	0019      	movs	r1, r3
 8000d76:	23fa      	movs	r3, #250	; 0xfa
 8000d78:	0098      	lsls	r0, r3, #2
 8000d7a:	f7ff f9c3 	bl	8000104 <__udivsi3>
 8000d7e:	0003      	movs	r3, r0
 8000d80:	0019      	movs	r1, r3
 8000d82:	0020      	movs	r0, r4
 8000d84:	f7ff f9be 	bl	8000104 <__udivsi3>
 8000d88:	0003      	movs	r3, r0
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f000 fea1 	bl	8001ad2 <HAL_SYSTICK_Config>
 8000d90:	1e03      	subs	r3, r0, #0
 8000d92:	d112      	bne.n	8000dba <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b03      	cmp	r3, #3
 8000d98:	d80a      	bhi.n	8000db0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9a:	6879      	ldr	r1, [r7, #4]
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	425b      	negs	r3, r3
 8000da0:	2200      	movs	r2, #0
 8000da2:	0018      	movs	r0, r3
 8000da4:	f000 fe80 	bl	8001aa8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <HAL_InitTick+0x90>)
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	e00d      	b.n	8000dcc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000db0:	230f      	movs	r3, #15
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	2201      	movs	r2, #1
 8000db6:	701a      	strb	r2, [r3, #0]
 8000db8:	e008      	b.n	8000dcc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dba:	230f      	movs	r3, #15
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e003      	b.n	8000dcc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dc4:	230f      	movs	r3, #15
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	2201      	movs	r2, #1
 8000dca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000dcc:	230f      	movs	r3, #15
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	781b      	ldrb	r3, [r3, #0]
}
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b005      	add	sp, #20
 8000dd8:	bd90      	pop	{r4, r7, pc}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000004 	.word	0x20000004

08000de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <HAL_IncTick+0x1c>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	001a      	movs	r2, r3
 8000df2:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <HAL_IncTick+0x20>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	18d2      	adds	r2, r2, r3
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <HAL_IncTick+0x20>)
 8000dfa:	601a      	str	r2, [r3, #0]
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	20000008 	.word	0x20000008
 8000e08:	2000016c 	.word	0x2000016c

08000e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e10:	4b02      	ldr	r3, [pc, #8]	; (8000e1c <HAL_GetTick+0x10>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	0018      	movs	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	2000016c 	.word	0x2000016c

08000e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e28:	f7ff fff0 	bl	8000e0c <HAL_GetTick>
 8000e2c:	0003      	movs	r3, r0
 8000e2e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	3301      	adds	r3, #1
 8000e38:	d005      	beq.n	8000e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <HAL_Delay+0x44>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	001a      	movs	r2, r3
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	189b      	adds	r3, r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	f7ff ffe0 	bl	8000e0c <HAL_GetTick>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d8f7      	bhi.n	8000e48 <HAL_Delay+0x28>
  {
  }
}
 8000e58:	46c0      	nop			; (mov r8, r8)
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b004      	add	sp, #16
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	20000008 	.word	0x20000008

08000e68 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a06      	ldr	r2, [pc, #24]	; (8000e90 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000e76:	4013      	ands	r3, r2
 8000e78:	0019      	movs	r1, r3
 8000e7a:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e7c:	687a      	ldr	r2, [r7, #4]
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]
}
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b002      	add	sp, #8
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	40010000 	.word	0x40010000
 8000e90:	fffff9ff 	.word	0xfffff9ff

08000e94 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000ea4:	401a      	ands	r2, r3
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	601a      	str	r2, [r3, #0]
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	fe3fffff 	.word	0xfe3fffff

08000ebc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	23e0      	movs	r3, #224	; 0xe0
 8000eca:	045b      	lsls	r3, r3, #17
 8000ecc:	4013      	ands	r3, r2
}
 8000ece:	0018      	movs	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b002      	add	sp, #8
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b084      	sub	sp, #16
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	60f8      	str	r0, [r7, #12]
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	2104      	movs	r1, #4
 8000eea:	400a      	ands	r2, r1
 8000eec:	2107      	movs	r1, #7
 8000eee:	4091      	lsls	r1, r2
 8000ef0:	000a      	movs	r2, r1
 8000ef2:	43d2      	mvns	r2, r2
 8000ef4:	401a      	ands	r2, r3
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	2104      	movs	r1, #4
 8000efa:	400b      	ands	r3, r1
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	4099      	lsls	r1, r3
 8000f00:	000b      	movs	r3, r1
 8000f02:	431a      	orrs	r2, r3
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f08:	46c0      	nop			; (mov r8, r8)
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b004      	add	sp, #16
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	695b      	ldr	r3, [r3, #20]
 8000f1e:	683a      	ldr	r2, [r7, #0]
 8000f20:	2104      	movs	r1, #4
 8000f22:	400a      	ands	r2, r1
 8000f24:	2107      	movs	r1, #7
 8000f26:	4091      	lsls	r1, r2
 8000f28:	000a      	movs	r2, r1
 8000f2a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	2104      	movs	r1, #4
 8000f30:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f32:	40da      	lsrs	r2, r3
 8000f34:	0013      	movs	r3, r2
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b084      	sub	sp, #16
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	211f      	movs	r1, #31
 8000f52:	400a      	ands	r2, r1
 8000f54:	210f      	movs	r1, #15
 8000f56:	4091      	lsls	r1, r2
 8000f58:	000a      	movs	r2, r1
 8000f5a:	43d2      	mvns	r2, r2
 8000f5c:	401a      	ands	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	0e9b      	lsrs	r3, r3, #26
 8000f62:	210f      	movs	r1, #15
 8000f64:	4019      	ands	r1, r3
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	201f      	movs	r0, #31
 8000f6a:	4003      	ands	r3, r0
 8000f6c:	4099      	lsls	r1, r3
 8000f6e:	000b      	movs	r3, r1
 8000f70:	431a      	orrs	r2, r3
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b004      	add	sp, #16
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	035b      	lsls	r3, r3, #13
 8000f90:	0b5b      	lsrs	r3, r3, #13
 8000f92:	431a      	orrs	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b002      	add	sp, #8
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	0352      	lsls	r2, r2, #13
 8000fb2:	0b52      	lsrs	r2, r2, #13
 8000fb4:	43d2      	mvns	r2, r2
 8000fb6:	401a      	ands	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fbc:	46c0      	nop			; (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b002      	add	sp, #8
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	695b      	ldr	r3, [r3, #20]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	0212      	lsls	r2, r2, #8
 8000fd8:	43d2      	mvns	r2, r2
 8000fda:	401a      	ands	r2, r3
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	6879      	ldr	r1, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
 8000fe4:	4904      	ldr	r1, [pc, #16]	; (8000ff8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	431a      	orrs	r2, r3
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b004      	add	sp, #16
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	07ffff00 	.word	0x07ffff00

08000ffc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	4a05      	ldr	r2, [pc, #20]	; (8001020 <LL_ADC_EnableInternalRegulator+0x24>)
 800100a:	4013      	ands	r3, r2
 800100c:	2280      	movs	r2, #128	; 0x80
 800100e:	0552      	lsls	r2, r2, #21
 8001010:	431a      	orrs	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001016:	46c0      	nop			; (mov r8, r8)
 8001018:	46bd      	mov	sp, r7
 800101a:	b002      	add	sp, #8
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	6fffffe8 	.word	0x6fffffe8

08001024 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	055b      	lsls	r3, r3, #21
 8001034:	401a      	ands	r2, r3
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	055b      	lsls	r3, r3, #21
 800103a:	429a      	cmp	r2, r3
 800103c:	d101      	bne.n	8001042 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800103e:	2301      	movs	r3, #1
 8001040:	e000      	b.n	8001044 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001042:	2300      	movs	r3, #0
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	4a04      	ldr	r2, [pc, #16]	; (800106c <LL_ADC_Enable+0x20>)
 800105a:	4013      	ands	r3, r2
 800105c:	2201      	movs	r2, #1
 800105e:	431a      	orrs	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	b002      	add	sp, #8
 800106a:	bd80      	pop	{r7, pc}
 800106c:	7fffffe8 	.word	0x7fffffe8

08001070 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2201      	movs	r2, #1
 800107e:	4013      	ands	r3, r2
 8001080:	2b01      	cmp	r3, #1
 8001082:	d101      	bne.n	8001088 <LL_ADC_IsEnabled+0x18>
 8001084:	2301      	movs	r3, #1
 8001086:	e000      	b.n	800108a <LL_ADC_IsEnabled+0x1a>
 8001088:	2300      	movs	r3, #0
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <LL_ADC_REG_StartConversion+0x20>)
 80010a2:	4013      	ands	r3, r2
 80010a4:	2204      	movs	r2, #4
 80010a6:	431a      	orrs	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b002      	add	sp, #8
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	7fffffe8 	.word	0x7fffffe8

080010b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	2204      	movs	r2, #4
 80010c6:	4013      	ands	r3, r2
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d101      	bne.n	80010d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80010cc:	2301      	movs	r3, #1
 80010ce:	e000      	b.n	80010d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010e4:	231f      	movs	r3, #31
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e17f      	b.n	8001402 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001106:	2b00      	cmp	r3, #0
 8001108:	d10a      	bne.n	8001120 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	0018      	movs	r0, r3
 800110e:	f7ff fcbf 	bl	8000a90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2254      	movs	r2, #84	; 0x54
 800111c:	2100      	movs	r1, #0
 800111e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff ff7d 	bl	8001024 <LL_ADC_IsInternalRegulatorEnabled>
 800112a:	1e03      	subs	r3, r0, #0
 800112c:	d115      	bne.n	800115a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	0018      	movs	r0, r3
 8001134:	f7ff ff62 	bl	8000ffc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001138:	4bb4      	ldr	r3, [pc, #720]	; (800140c <HAL_ADC_Init+0x330>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	49b4      	ldr	r1, [pc, #720]	; (8001410 <HAL_ADC_Init+0x334>)
 800113e:	0018      	movs	r0, r3
 8001140:	f7fe ffe0 	bl	8000104 <__udivsi3>
 8001144:	0003      	movs	r3, r0
 8001146:	3301      	adds	r3, #1
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800114c:	e002      	b.n	8001154 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	3b01      	subs	r3, #1
 8001152:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d1f9      	bne.n	800114e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	0018      	movs	r0, r3
 8001160:	f7ff ff60 	bl	8001024 <LL_ADC_IsInternalRegulatorEnabled>
 8001164:	1e03      	subs	r3, r0, #0
 8001166:	d10f      	bne.n	8001188 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800116c:	2210      	movs	r2, #16
 800116e:	431a      	orrs	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001178:	2201      	movs	r2, #1
 800117a:	431a      	orrs	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001180:	231f      	movs	r3, #31
 8001182:	18fb      	adds	r3, r7, r3
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	0018      	movs	r0, r3
 800118e:	f7ff ff93 	bl	80010b8 <LL_ADC_REG_IsConversionOngoing>
 8001192:	0003      	movs	r3, r0
 8001194:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800119a:	2210      	movs	r2, #16
 800119c:	4013      	ands	r3, r2
 800119e:	d000      	beq.n	80011a2 <HAL_ADC_Init+0xc6>
 80011a0:	e122      	b.n	80013e8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d000      	beq.n	80011aa <HAL_ADC_Init+0xce>
 80011a8:	e11e      	b.n	80013e8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ae:	4a99      	ldr	r2, [pc, #612]	; (8001414 <HAL_ADC_Init+0x338>)
 80011b0:	4013      	ands	r3, r2
 80011b2:	2202      	movs	r2, #2
 80011b4:	431a      	orrs	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	0018      	movs	r0, r3
 80011c0:	f7ff ff56 	bl	8001070 <LL_ADC_IsEnabled>
 80011c4:	1e03      	subs	r3, r0, #0
 80011c6:	d000      	beq.n	80011ca <HAL_ADC_Init+0xee>
 80011c8:	e0ad      	b.n	8001326 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	7e1b      	ldrb	r3, [r3, #24]
 80011d2:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80011d4:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	7e5b      	ldrb	r3, [r3, #25]
 80011da:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011dc:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	7e9b      	ldrb	r3, [r3, #26]
 80011e2:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80011e4:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d002      	beq.n	80011f4 <HAL_ADC_Init+0x118>
 80011ee:	2380      	movs	r3, #128	; 0x80
 80011f0:	015b      	lsls	r3, r3, #5
 80011f2:	e000      	b.n	80011f6 <HAL_ADC_Init+0x11a>
 80011f4:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80011f6:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80011fc:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	2b00      	cmp	r3, #0
 8001204:	da04      	bge.n	8001210 <HAL_ADC_Init+0x134>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	691b      	ldr	r3, [r3, #16]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	085b      	lsrs	r3, r3, #1
 800120e:	e001      	b.n	8001214 <HAL_ADC_Init+0x138>
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001214:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	212c      	movs	r1, #44	; 0x2c
 800121a:	5c5b      	ldrb	r3, [r3, r1]
 800121c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800121e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2220      	movs	r2, #32
 800122a:	5c9b      	ldrb	r3, [r3, r2]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d115      	bne.n	800125c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	7e9b      	ldrb	r3, [r3, #26]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	2280      	movs	r2, #128	; 0x80
 800123c:	0252      	lsls	r2, r2, #9
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
 8001242:	e00b      	b.n	800125c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001248:	2220      	movs	r2, #32
 800124a:	431a      	orrs	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001254:	2201      	movs	r2, #1
 8001256:	431a      	orrs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00a      	beq.n	800127a <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001268:	23e0      	movs	r3, #224	; 0xe0
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001272:	4313      	orrs	r3, r2
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4a65      	ldr	r2, [pc, #404]	; (8001418 <HAL_ADC_Init+0x33c>)
 8001282:	4013      	ands	r3, r2
 8001284:	0019      	movs	r1, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	430a      	orrs	r2, r1
 800128e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	0f9b      	lsrs	r3, r3, #30
 8001296:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800129c:	4313      	orrs	r3, r2
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	223c      	movs	r2, #60	; 0x3c
 80012a8:	5c9b      	ldrb	r3, [r3, r2]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d111      	bne.n	80012d2 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	0f9b      	lsrs	r3, r3, #30
 80012b4:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ba:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80012c0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80012c6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	2201      	movs	r2, #1
 80012ce:	4313      	orrs	r3, r2
 80012d0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	4a50      	ldr	r2, [pc, #320]	; (800141c <HAL_ADC_Init+0x340>)
 80012da:	4013      	ands	r3, r2
 80012dc:	0019      	movs	r1, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	23c0      	movs	r3, #192	; 0xc0
 80012ee:	061b      	lsls	r3, r3, #24
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d018      	beq.n	8001326 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80012f8:	2380      	movs	r3, #128	; 0x80
 80012fa:	05db      	lsls	r3, r3, #23
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d012      	beq.n	8001326 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	061b      	lsls	r3, r3, #24
 8001308:	429a      	cmp	r2, r3
 800130a:	d00c      	beq.n	8001326 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800130c:	4b44      	ldr	r3, [pc, #272]	; (8001420 <HAL_ADC_Init+0x344>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a44      	ldr	r2, [pc, #272]	; (8001424 <HAL_ADC_Init+0x348>)
 8001312:	4013      	ands	r3, r2
 8001314:	0019      	movs	r1, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	23f0      	movs	r3, #240	; 0xf0
 800131c:	039b      	lsls	r3, r3, #14
 800131e:	401a      	ands	r2, r3
 8001320:	4b3f      	ldr	r3, [pc, #252]	; (8001420 <HAL_ADC_Init+0x344>)
 8001322:	430a      	orrs	r2, r1
 8001324:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6818      	ldr	r0, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800132e:	001a      	movs	r2, r3
 8001330:	2100      	movs	r1, #0
 8001332:	f7ff fdd0 	bl	8000ed6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6818      	ldr	r0, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133e:	493a      	ldr	r1, [pc, #232]	; (8001428 <HAL_ADC_Init+0x34c>)
 8001340:	001a      	movs	r2, r3
 8001342:	f7ff fdc8 	bl	8000ed6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d109      	bne.n	8001362 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2110      	movs	r1, #16
 800135a:	4249      	negs	r1, r1
 800135c:	430a      	orrs	r2, r1
 800135e:	629a      	str	r2, [r3, #40]	; 0x28
 8001360:	e018      	b.n	8001394 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	691a      	ldr	r2, [r3, #16]
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	039b      	lsls	r3, r3, #14
 800136a:	429a      	cmp	r2, r3
 800136c:	d112      	bne.n	8001394 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	69db      	ldr	r3, [r3, #28]
 8001378:	3b01      	subs	r3, #1
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	221c      	movs	r2, #28
 800137e:	4013      	ands	r3, r2
 8001380:	2210      	movs	r2, #16
 8001382:	4252      	negs	r2, r2
 8001384:	409a      	lsls	r2, r3
 8001386:	0011      	movs	r1, r2
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	430a      	orrs	r2, r1
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2100      	movs	r1, #0
 800139a:	0018      	movs	r0, r3
 800139c:	f7ff fdb8 	bl	8000f10 <LL_ADC_GetSamplingTimeCommonChannels>
 80013a0:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d10b      	bne.n	80013c2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b4:	2203      	movs	r2, #3
 80013b6:	4393      	bics	r3, r2
 80013b8:	2201      	movs	r2, #1
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013c0:	e01c      	b.n	80013fc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c6:	2212      	movs	r2, #18
 80013c8:	4393      	bics	r3, r2
 80013ca:	2210      	movs	r2, #16
 80013cc:	431a      	orrs	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d6:	2201      	movs	r2, #1
 80013d8:	431a      	orrs	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80013de:	231f      	movs	r3, #31
 80013e0:	18fb      	adds	r3, r7, r3
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013e6:	e009      	b.n	80013fc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ec:	2210      	movs	r2, #16
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80013f4:	231f      	movs	r3, #31
 80013f6:	18fb      	adds	r3, r7, r3
 80013f8:	2201      	movs	r2, #1
 80013fa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80013fc:	231f      	movs	r3, #31
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	781b      	ldrb	r3, [r3, #0]
}
 8001402:	0018      	movs	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	b008      	add	sp, #32
 8001408:	bd80      	pop	{r7, pc}
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	20000000 	.word	0x20000000
 8001410:	00030d40 	.word	0x00030d40
 8001414:	fffffefd 	.word	0xfffffefd
 8001418:	fffe0201 	.word	0xfffe0201
 800141c:	1ffffc02 	.word	0x1ffffc02
 8001420:	40012708 	.word	0x40012708
 8001424:	ffc3ffff 	.word	0xffc3ffff
 8001428:	07ffff04 	.word	0x07ffff04

0800142c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800142c:	b5b0      	push	{r4, r5, r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0018      	movs	r0, r3
 800143a:	f7ff fe3d 	bl	80010b8 <LL_ADC_REG_IsConversionOngoing>
 800143e:	1e03      	subs	r3, r0, #0
 8001440:	d135      	bne.n	80014ae <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2254      	movs	r2, #84	; 0x54
 8001446:	5c9b      	ldrb	r3, [r3, r2]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d101      	bne.n	8001450 <HAL_ADC_Start+0x24>
 800144c:	2302      	movs	r3, #2
 800144e:	e035      	b.n	80014bc <HAL_ADC_Start+0x90>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2254      	movs	r2, #84	; 0x54
 8001454:	2101      	movs	r1, #1
 8001456:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001458:	250f      	movs	r5, #15
 800145a:	197c      	adds	r4, r7, r5
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	0018      	movs	r0, r3
 8001460:	f000 fa0a 	bl	8001878 <ADC_Enable>
 8001464:	0003      	movs	r3, r0
 8001466:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001468:	197b      	adds	r3, r7, r5
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d119      	bne.n	80014a4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001474:	4a13      	ldr	r2, [pc, #76]	; (80014c4 <HAL_ADC_Start+0x98>)
 8001476:	4013      	ands	r3, r2
 8001478:	2280      	movs	r2, #128	; 0x80
 800147a:	0052      	lsls	r2, r2, #1
 800147c:	431a      	orrs	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	221c      	movs	r2, #28
 800148e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2254      	movs	r2, #84	; 0x54
 8001494:	2100      	movs	r1, #0
 8001496:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	0018      	movs	r0, r3
 800149e:	f7ff fdf9 	bl	8001094 <LL_ADC_REG_StartConversion>
 80014a2:	e008      	b.n	80014b6 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2254      	movs	r2, #84	; 0x54
 80014a8:	2100      	movs	r1, #0
 80014aa:	5499      	strb	r1, [r3, r2]
 80014ac:	e003      	b.n	80014b6 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80014ae:	230f      	movs	r3, #15
 80014b0:	18fb      	adds	r3, r7, r3
 80014b2:	2202      	movs	r2, #2
 80014b4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80014b6:	230f      	movs	r3, #15
 80014b8:	18fb      	adds	r3, r7, r3
 80014ba:	781b      	ldrb	r3, [r3, #0]
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b004      	add	sp, #16
 80014c2:	bdb0      	pop	{r4, r5, r7, pc}
 80014c4:	fffff0fe 	.word	0xfffff0fe

080014c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d2:	2317      	movs	r3, #23
 80014d4:	18fb      	adds	r3, r7, r3
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2254      	movs	r2, #84	; 0x54
 80014e2:	5c9b      	ldrb	r3, [r3, r2]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d101      	bne.n	80014ec <HAL_ADC_ConfigChannel+0x24>
 80014e8:	2302      	movs	r3, #2
 80014ea:	e1c0      	b.n	800186e <HAL_ADC_ConfigChannel+0x3a6>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2254      	movs	r2, #84	; 0x54
 80014f0:	2101      	movs	r1, #1
 80014f2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	0018      	movs	r0, r3
 80014fa:	f7ff fddd 	bl	80010b8 <LL_ADC_REG_IsConversionOngoing>
 80014fe:	1e03      	subs	r3, r0, #0
 8001500:	d000      	beq.n	8001504 <HAL_ADC_ConfigChannel+0x3c>
 8001502:	e1a3      	b.n	800184c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b02      	cmp	r3, #2
 800150a:	d100      	bne.n	800150e <HAL_ADC_ConfigChannel+0x46>
 800150c:	e143      	b.n	8001796 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	691a      	ldr	r2, [r3, #16]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	061b      	lsls	r3, r3, #24
 8001516:	429a      	cmp	r2, r3
 8001518:	d004      	beq.n	8001524 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800151e:	4ac1      	ldr	r2, [pc, #772]	; (8001824 <HAL_ADC_ConfigChannel+0x35c>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d108      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	0019      	movs	r1, r3
 800152e:	0010      	movs	r0, r2
 8001530:	f7ff fd25 	bl	8000f7e <LL_ADC_REG_SetSequencerChAdd>
 8001534:	e0c9      	b.n	80016ca <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	211f      	movs	r1, #31
 8001540:	400b      	ands	r3, r1
 8001542:	210f      	movs	r1, #15
 8001544:	4099      	lsls	r1, r3
 8001546:	000b      	movs	r3, r1
 8001548:	43db      	mvns	r3, r3
 800154a:	4013      	ands	r3, r2
 800154c:	0019      	movs	r1, r3
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	035b      	lsls	r3, r3, #13
 8001554:	0b5b      	lsrs	r3, r3, #13
 8001556:	d105      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x9c>
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	0e9b      	lsrs	r3, r3, #26
 800155e:	221f      	movs	r2, #31
 8001560:	4013      	ands	r3, r2
 8001562:	e098      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2201      	movs	r2, #1
 800156a:	4013      	ands	r3, r2
 800156c:	d000      	beq.n	8001570 <HAL_ADC_ConfigChannel+0xa8>
 800156e:	e091      	b.n	8001694 <HAL_ADC_ConfigChannel+0x1cc>
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2202      	movs	r2, #2
 8001576:	4013      	ands	r3, r2
 8001578:	d000      	beq.n	800157c <HAL_ADC_ConfigChannel+0xb4>
 800157a:	e089      	b.n	8001690 <HAL_ADC_ConfigChannel+0x1c8>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2204      	movs	r2, #4
 8001582:	4013      	ands	r3, r2
 8001584:	d000      	beq.n	8001588 <HAL_ADC_ConfigChannel+0xc0>
 8001586:	e081      	b.n	800168c <HAL_ADC_ConfigChannel+0x1c4>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2208      	movs	r2, #8
 800158e:	4013      	ands	r3, r2
 8001590:	d000      	beq.n	8001594 <HAL_ADC_ConfigChannel+0xcc>
 8001592:	e079      	b.n	8001688 <HAL_ADC_ConfigChannel+0x1c0>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2210      	movs	r2, #16
 800159a:	4013      	ands	r3, r2
 800159c:	d000      	beq.n	80015a0 <HAL_ADC_ConfigChannel+0xd8>
 800159e:	e071      	b.n	8001684 <HAL_ADC_ConfigChannel+0x1bc>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2220      	movs	r2, #32
 80015a6:	4013      	ands	r3, r2
 80015a8:	d000      	beq.n	80015ac <HAL_ADC_ConfigChannel+0xe4>
 80015aa:	e069      	b.n	8001680 <HAL_ADC_ConfigChannel+0x1b8>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2240      	movs	r2, #64	; 0x40
 80015b2:	4013      	ands	r3, r2
 80015b4:	d000      	beq.n	80015b8 <HAL_ADC_ConfigChannel+0xf0>
 80015b6:	e061      	b.n	800167c <HAL_ADC_ConfigChannel+0x1b4>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	4013      	ands	r3, r2
 80015c0:	d000      	beq.n	80015c4 <HAL_ADC_ConfigChannel+0xfc>
 80015c2:	e059      	b.n	8001678 <HAL_ADC_ConfigChannel+0x1b0>
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4013      	ands	r3, r2
 80015ce:	d151      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x1ac>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4013      	ands	r3, r2
 80015da:	d149      	bne.n	8001670 <HAL_ADC_ConfigChannel+0x1a8>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	2380      	movs	r3, #128	; 0x80
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4013      	ands	r3, r2
 80015e6:	d141      	bne.n	800166c <HAL_ADC_ConfigChannel+0x1a4>
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	; 0x80
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	4013      	ands	r3, r2
 80015f2:	d139      	bne.n	8001668 <HAL_ADC_ConfigChannel+0x1a0>
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	015b      	lsls	r3, r3, #5
 80015fc:	4013      	ands	r3, r2
 80015fe:	d131      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x19c>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	019b      	lsls	r3, r3, #6
 8001608:	4013      	ands	r3, r2
 800160a:	d129      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x198>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	01db      	lsls	r3, r3, #7
 8001614:	4013      	ands	r3, r2
 8001616:	d121      	bne.n	800165c <HAL_ADC_ConfigChannel+0x194>
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	021b      	lsls	r3, r3, #8
 8001620:	4013      	ands	r3, r2
 8001622:	d119      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x190>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	2380      	movs	r3, #128	; 0x80
 800162a:	025b      	lsls	r3, r3, #9
 800162c:	4013      	ands	r3, r2
 800162e:	d111      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x18c>
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	029b      	lsls	r3, r3, #10
 8001638:	4013      	ands	r3, r2
 800163a:	d109      	bne.n	8001650 <HAL_ADC_ConfigChannel+0x188>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	02db      	lsls	r3, r3, #11
 8001644:	4013      	ands	r3, r2
 8001646:	d001      	beq.n	800164c <HAL_ADC_ConfigChannel+0x184>
 8001648:	2312      	movs	r3, #18
 800164a:	e024      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 800164c:	2300      	movs	r3, #0
 800164e:	e022      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001650:	2311      	movs	r3, #17
 8001652:	e020      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001654:	2310      	movs	r3, #16
 8001656:	e01e      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001658:	230f      	movs	r3, #15
 800165a:	e01c      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 800165c:	230e      	movs	r3, #14
 800165e:	e01a      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001660:	230d      	movs	r3, #13
 8001662:	e018      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001664:	230c      	movs	r3, #12
 8001666:	e016      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001668:	230b      	movs	r3, #11
 800166a:	e014      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 800166c:	230a      	movs	r3, #10
 800166e:	e012      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001670:	2309      	movs	r3, #9
 8001672:	e010      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001674:	2308      	movs	r3, #8
 8001676:	e00e      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001678:	2307      	movs	r3, #7
 800167a:	e00c      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 800167c:	2306      	movs	r3, #6
 800167e:	e00a      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001680:	2305      	movs	r3, #5
 8001682:	e008      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001684:	2304      	movs	r3, #4
 8001686:	e006      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001688:	2303      	movs	r3, #3
 800168a:	e004      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 800168c:	2302      	movs	r3, #2
 800168e:	e002      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001690:	2301      	movs	r3, #1
 8001692:	e000      	b.n	8001696 <HAL_ADC_ConfigChannel+0x1ce>
 8001694:	2300      	movs	r3, #0
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	6852      	ldr	r2, [r2, #4]
 800169a:	201f      	movs	r0, #31
 800169c:	4002      	ands	r2, r0
 800169e:	4093      	lsls	r3, r2
 80016a0:	000a      	movs	r2, r1
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	089b      	lsrs	r3, r3, #2
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d808      	bhi.n	80016ca <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6818      	ldr	r0, [r3, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	6859      	ldr	r1, [r3, #4]
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	001a      	movs	r2, r3
 80016c6:	f7ff fc3a 	bl	8000f3e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6818      	ldr	r0, [r3, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	6819      	ldr	r1, [r3, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	001a      	movs	r2, r3
 80016d8:	f7ff fc74 	bl	8000fc4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	db00      	blt.n	80016e6 <HAL_ADC_ConfigChannel+0x21e>
 80016e4:	e0bc      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016e6:	4b50      	ldr	r3, [pc, #320]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fbe7 	bl	8000ebc <LL_ADC_GetCommonPathInternalCh>
 80016ee:	0003      	movs	r3, r0
 80016f0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a4d      	ldr	r2, [pc, #308]	; (800182c <HAL_ADC_ConfigChannel+0x364>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d122      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	041b      	lsls	r3, r3, #16
 8001702:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001704:	d11d      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2280      	movs	r2, #128	; 0x80
 800170a:	0412      	lsls	r2, r2, #16
 800170c:	4313      	orrs	r3, r2
 800170e:	4a46      	ldr	r2, [pc, #280]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 8001710:	0019      	movs	r1, r3
 8001712:	0010      	movs	r0, r2
 8001714:	f7ff fbbe 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001718:	4b45      	ldr	r3, [pc, #276]	; (8001830 <HAL_ADC_ConfigChannel+0x368>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4945      	ldr	r1, [pc, #276]	; (8001834 <HAL_ADC_ConfigChannel+0x36c>)
 800171e:	0018      	movs	r0, r3
 8001720:	f7fe fcf0 	bl	8000104 <__udivsi3>
 8001724:	0003      	movs	r3, r0
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	0013      	movs	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	189b      	adds	r3, r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001732:	e002      	b.n	800173a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	3b01      	subs	r3, #1
 8001738:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f9      	bne.n	8001734 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001740:	e08e      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a3c      	ldr	r2, [pc, #240]	; (8001838 <HAL_ADC_ConfigChannel+0x370>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d10e      	bne.n	800176a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	045b      	lsls	r3, r3, #17
 8001752:	4013      	ands	r3, r2
 8001754:	d109      	bne.n	800176a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	0452      	lsls	r2, r2, #17
 800175c:	4313      	orrs	r3, r2
 800175e:	4a32      	ldr	r2, [pc, #200]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 8001760:	0019      	movs	r1, r3
 8001762:	0010      	movs	r0, r2
 8001764:	f7ff fb96 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
 8001768:	e07a      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a33      	ldr	r2, [pc, #204]	; (800183c <HAL_ADC_ConfigChannel+0x374>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d000      	beq.n	8001776 <HAL_ADC_ConfigChannel+0x2ae>
 8001774:	e074      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	03db      	lsls	r3, r3, #15
 800177c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800177e:	d000      	beq.n	8001782 <HAL_ADC_ConfigChannel+0x2ba>
 8001780:	e06e      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	2280      	movs	r2, #128	; 0x80
 8001786:	03d2      	lsls	r2, r2, #15
 8001788:	4313      	orrs	r3, r2
 800178a:	4a27      	ldr	r2, [pc, #156]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 800178c:	0019      	movs	r1, r3
 800178e:	0010      	movs	r0, r2
 8001790:	f7ff fb80 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
 8001794:	e064      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	691a      	ldr	r2, [r3, #16]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	061b      	lsls	r3, r3, #24
 800179e:	429a      	cmp	r2, r3
 80017a0:	d004      	beq.n	80017ac <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017a6:	4a1f      	ldr	r2, [pc, #124]	; (8001824 <HAL_ADC_ConfigChannel+0x35c>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d107      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0019      	movs	r1, r3
 80017b6:	0010      	movs	r0, r2
 80017b8:	f7ff fbf2 	bl	8000fa0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	da4d      	bge.n	8001860 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017c4:	4b18      	ldr	r3, [pc, #96]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 80017c6:	0018      	movs	r0, r3
 80017c8:	f7ff fb78 	bl	8000ebc <LL_ADC_GetCommonPathInternalCh>
 80017cc:	0003      	movs	r3, r0
 80017ce:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a15      	ldr	r2, [pc, #84]	; (800182c <HAL_ADC_ConfigChannel+0x364>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d108      	bne.n	80017ec <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	4a18      	ldr	r2, [pc, #96]	; (8001840 <HAL_ADC_ConfigChannel+0x378>)
 80017de:	4013      	ands	r3, r2
 80017e0:	4a11      	ldr	r2, [pc, #68]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 80017e2:	0019      	movs	r1, r3
 80017e4:	0010      	movs	r0, r2
 80017e6:	f7ff fb55 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
 80017ea:	e039      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a11      	ldr	r2, [pc, #68]	; (8001838 <HAL_ADC_ConfigChannel+0x370>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d108      	bne.n	8001808 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	4a12      	ldr	r2, [pc, #72]	; (8001844 <HAL_ADC_ConfigChannel+0x37c>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	4a0a      	ldr	r2, [pc, #40]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 80017fe:	0019      	movs	r1, r3
 8001800:	0010      	movs	r0, r2
 8001802:	f7ff fb47 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
 8001806:	e02b      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0b      	ldr	r2, [pc, #44]	; (800183c <HAL_ADC_ConfigChannel+0x374>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d126      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <HAL_ADC_ConfigChannel+0x380>)
 8001816:	4013      	ands	r3, r2
 8001818:	4a03      	ldr	r2, [pc, #12]	; (8001828 <HAL_ADC_ConfigChannel+0x360>)
 800181a:	0019      	movs	r1, r3
 800181c:	0010      	movs	r0, r2
 800181e:	f7ff fb39 	bl	8000e94 <LL_ADC_SetCommonPathInternalCh>
 8001822:	e01d      	b.n	8001860 <HAL_ADC_ConfigChannel+0x398>
 8001824:	80000004 	.word	0x80000004
 8001828:	40012708 	.word	0x40012708
 800182c:	b0001000 	.word	0xb0001000
 8001830:	20000000 	.word	0x20000000
 8001834:	00030d40 	.word	0x00030d40
 8001838:	b8004000 	.word	0xb8004000
 800183c:	b4002000 	.word	0xb4002000
 8001840:	ff7fffff 	.word	0xff7fffff
 8001844:	feffffff 	.word	0xfeffffff
 8001848:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001850:	2220      	movs	r2, #32
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001858:	2317      	movs	r3, #23
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2254      	movs	r2, #84	; 0x54
 8001864:	2100      	movs	r1, #0
 8001866:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001868:	2317      	movs	r3, #23
 800186a:	18fb      	adds	r3, r7, r3
 800186c:	781b      	ldrb	r3, [r3, #0]
}
 800186e:	0018      	movs	r0, r3
 8001870:	46bd      	mov	sp, r7
 8001872:	b006      	add	sp, #24
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			; (mov r8, r8)

08001878 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	0018      	movs	r0, r3
 800188a:	f7ff fbf1 	bl	8001070 <LL_ADC_IsEnabled>
 800188e:	1e03      	subs	r3, r0, #0
 8001890:	d000      	beq.n	8001894 <ADC_Enable+0x1c>
 8001892:	e069      	b.n	8001968 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	4a36      	ldr	r2, [pc, #216]	; (8001974 <ADC_Enable+0xfc>)
 800189c:	4013      	ands	r3, r2
 800189e:	d00d      	beq.n	80018bc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a4:	2210      	movs	r2, #16
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018b0:	2201      	movs	r2, #1
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e056      	b.n	800196a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	0018      	movs	r0, r3
 80018c2:	f7ff fbc3 	bl	800104c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80018c6:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <ADC_Enable+0x100>)
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7ff faf7 	bl	8000ebc <LL_ADC_GetCommonPathInternalCh>
 80018ce:	0002      	movs	r2, r0
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	041b      	lsls	r3, r3, #16
 80018d4:	4013      	ands	r3, r2
 80018d6:	d00f      	beq.n	80018f8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018d8:	4b28      	ldr	r3, [pc, #160]	; (800197c <ADC_Enable+0x104>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4928      	ldr	r1, [pc, #160]	; (8001980 <ADC_Enable+0x108>)
 80018de:	0018      	movs	r0, r3
 80018e0:	f7fe fc10 	bl	8000104 <__udivsi3>
 80018e4:	0003      	movs	r3, r0
 80018e6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80018e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80018ea:	e002      	b.n	80018f2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f9      	bne.n	80018ec <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	7e5b      	ldrb	r3, [r3, #25]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d033      	beq.n	8001968 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001900:	f7ff fa84 	bl	8000e0c <HAL_GetTick>
 8001904:	0003      	movs	r3, r0
 8001906:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001908:	e027      	b.n	800195a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	0018      	movs	r0, r3
 8001910:	f7ff fbae 	bl	8001070 <LL_ADC_IsEnabled>
 8001914:	1e03      	subs	r3, r0, #0
 8001916:	d104      	bne.n	8001922 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff fb95 	bl	800104c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001922:	f7ff fa73 	bl	8000e0c <HAL_GetTick>
 8001926:	0002      	movs	r2, r0
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d914      	bls.n	800195a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2201      	movs	r2, #1
 8001938:	4013      	ands	r3, r2
 800193a:	2b01      	cmp	r3, #1
 800193c:	d00d      	beq.n	800195a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001942:	2210      	movs	r2, #16
 8001944:	431a      	orrs	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800194e:	2201      	movs	r2, #1
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e007      	b.n	800196a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2201      	movs	r2, #1
 8001962:	4013      	ands	r3, r2
 8001964:	2b01      	cmp	r3, #1
 8001966:	d1d0      	bne.n	800190a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	0018      	movs	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	b004      	add	sp, #16
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	80000017 	.word	0x80000017
 8001978:	40012708 	.word	0x40012708
 800197c:	20000000 	.word	0x20000000
 8001980:	00030d40 	.word	0x00030d40

08001984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	0002      	movs	r2, r0
 800198c:	6039      	str	r1, [r7, #0]
 800198e:	1dfb      	adds	r3, r7, #7
 8001990:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001992:	1dfb      	adds	r3, r7, #7
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b7f      	cmp	r3, #127	; 0x7f
 8001998:	d828      	bhi.n	80019ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800199a:	4a2f      	ldr	r2, [pc, #188]	; (8001a58 <__NVIC_SetPriority+0xd4>)
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	b25b      	sxtb	r3, r3
 80019a2:	089b      	lsrs	r3, r3, #2
 80019a4:	33c0      	adds	r3, #192	; 0xc0
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	589b      	ldr	r3, [r3, r2]
 80019aa:	1dfa      	adds	r2, r7, #7
 80019ac:	7812      	ldrb	r2, [r2, #0]
 80019ae:	0011      	movs	r1, r2
 80019b0:	2203      	movs	r2, #3
 80019b2:	400a      	ands	r2, r1
 80019b4:	00d2      	lsls	r2, r2, #3
 80019b6:	21ff      	movs	r1, #255	; 0xff
 80019b8:	4091      	lsls	r1, r2
 80019ba:	000a      	movs	r2, r1
 80019bc:	43d2      	mvns	r2, r2
 80019be:	401a      	ands	r2, r3
 80019c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	019b      	lsls	r3, r3, #6
 80019c6:	22ff      	movs	r2, #255	; 0xff
 80019c8:	401a      	ands	r2, r3
 80019ca:	1dfb      	adds	r3, r7, #7
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	0018      	movs	r0, r3
 80019d0:	2303      	movs	r3, #3
 80019d2:	4003      	ands	r3, r0
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019d8:	481f      	ldr	r0, [pc, #124]	; (8001a58 <__NVIC_SetPriority+0xd4>)
 80019da:	1dfb      	adds	r3, r7, #7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	089b      	lsrs	r3, r3, #2
 80019e2:	430a      	orrs	r2, r1
 80019e4:	33c0      	adds	r3, #192	; 0xc0
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019ea:	e031      	b.n	8001a50 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ec:	4a1b      	ldr	r2, [pc, #108]	; (8001a5c <__NVIC_SetPriority+0xd8>)
 80019ee:	1dfb      	adds	r3, r7, #7
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	0019      	movs	r1, r3
 80019f4:	230f      	movs	r3, #15
 80019f6:	400b      	ands	r3, r1
 80019f8:	3b08      	subs	r3, #8
 80019fa:	089b      	lsrs	r3, r3, #2
 80019fc:	3306      	adds	r3, #6
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	18d3      	adds	r3, r2, r3
 8001a02:	3304      	adds	r3, #4
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	1dfa      	adds	r2, r7, #7
 8001a08:	7812      	ldrb	r2, [r2, #0]
 8001a0a:	0011      	movs	r1, r2
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	400a      	ands	r2, r1
 8001a10:	00d2      	lsls	r2, r2, #3
 8001a12:	21ff      	movs	r1, #255	; 0xff
 8001a14:	4091      	lsls	r1, r2
 8001a16:	000a      	movs	r2, r1
 8001a18:	43d2      	mvns	r2, r2
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	019b      	lsls	r3, r3, #6
 8001a22:	22ff      	movs	r2, #255	; 0xff
 8001a24:	401a      	ands	r2, r3
 8001a26:	1dfb      	adds	r3, r7, #7
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	4003      	ands	r3, r0
 8001a30:	00db      	lsls	r3, r3, #3
 8001a32:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a34:	4809      	ldr	r0, [pc, #36]	; (8001a5c <__NVIC_SetPriority+0xd8>)
 8001a36:	1dfb      	adds	r3, r7, #7
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	001c      	movs	r4, r3
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	4023      	ands	r3, r4
 8001a40:	3b08      	subs	r3, #8
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	430a      	orrs	r2, r1
 8001a46:	3306      	adds	r3, #6
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	18c3      	adds	r3, r0, r3
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	601a      	str	r2, [r3, #0]
}
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b003      	add	sp, #12
 8001a56:	bd90      	pop	{r4, r7, pc}
 8001a58:	e000e100 	.word	0xe000e100
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	1e5a      	subs	r2, r3, #1
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	045b      	lsls	r3, r3, #17
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d301      	bcc.n	8001a78 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a74:	2301      	movs	r3, #1
 8001a76:	e010      	b.n	8001a9a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <SysTick_Config+0x44>)
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	3a01      	subs	r2, #1
 8001a7e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a80:	2301      	movs	r3, #1
 8001a82:	425b      	negs	r3, r3
 8001a84:	2103      	movs	r1, #3
 8001a86:	0018      	movs	r0, r3
 8001a88:	f7ff ff7c 	bl	8001984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <SysTick_Config+0x44>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <SysTick_Config+0x44>)
 8001a94:	2207      	movs	r2, #7
 8001a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	b002      	add	sp, #8
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	e000e010 	.word	0xe000e010

08001aa8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	210f      	movs	r1, #15
 8001ab4:	187b      	adds	r3, r7, r1
 8001ab6:	1c02      	adds	r2, r0, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	b25b      	sxtb	r3, r3
 8001ac2:	0011      	movs	r1, r2
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f7ff ff5d 	bl	8001984 <__NVIC_SetPriority>
}
 8001aca:	46c0      	nop			; (mov r8, r8)
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b004      	add	sp, #16
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f7ff ffbf 	bl	8001a60 <SysTick_Config>
 8001ae2:	0003      	movs	r3, r0
}
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b002      	add	sp, #8
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afa:	e14d      	b.n	8001d98 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2101      	movs	r1, #1
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4091      	lsls	r1, r2
 8001b06:	000a      	movs	r2, r1
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d100      	bne.n	8001b14 <HAL_GPIO_Init+0x28>
 8001b12:	e13e      	b.n	8001d92 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2203      	movs	r2, #3
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d005      	beq.n	8001b2c <HAL_GPIO_Init+0x40>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2203      	movs	r2, #3
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d130      	bne.n	8001b8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	2203      	movs	r2, #3
 8001b38:	409a      	lsls	r2, r3
 8001b3a:	0013      	movs	r3, r2
 8001b3c:	43da      	mvns	r2, r3
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	0013      	movs	r3, r2
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b62:	2201      	movs	r2, #1
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	409a      	lsls	r2, r3
 8001b68:	0013      	movs	r3, r2
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	091b      	lsrs	r3, r3, #4
 8001b78:	2201      	movs	r2, #1
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	409a      	lsls	r2, r3
 8001b80:	0013      	movs	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2203      	movs	r2, #3
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d017      	beq.n	8001bca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	2203      	movs	r2, #3
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	0013      	movs	r3, r2
 8001baa:	43da      	mvns	r2, r3
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	409a      	lsls	r2, r3
 8001bbc:	0013      	movs	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2203      	movs	r2, #3
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d123      	bne.n	8001c1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	08da      	lsrs	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3208      	adds	r2, #8
 8001bde:	0092      	lsls	r2, r2, #2
 8001be0:	58d3      	ldr	r3, [r2, r3]
 8001be2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	2207      	movs	r2, #7
 8001be8:	4013      	ands	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	220f      	movs	r2, #15
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	691a      	ldr	r2, [r3, #16]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2107      	movs	r1, #7
 8001c02:	400b      	ands	r3, r1
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	409a      	lsls	r2, r3
 8001c08:	0013      	movs	r3, r2
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	08da      	lsrs	r2, r3, #3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3208      	adds	r2, #8
 8001c18:	0092      	lsls	r2, r2, #2
 8001c1a:	6939      	ldr	r1, [r7, #16]
 8001c1c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	2203      	movs	r2, #3
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	0013      	movs	r3, r2
 8001c2e:	43da      	mvns	r2, r3
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	409a      	lsls	r2, r3
 8001c44:	0013      	movs	r3, r2
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	23c0      	movs	r3, #192	; 0xc0
 8001c58:	029b      	lsls	r3, r3, #10
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d100      	bne.n	8001c60 <HAL_GPIO_Init+0x174>
 8001c5e:	e098      	b.n	8001d92 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001c60:	4a53      	ldr	r2, [pc, #332]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	089b      	lsrs	r3, r3, #2
 8001c66:	3318      	adds	r3, #24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	589b      	ldr	r3, [r3, r2]
 8001c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	2203      	movs	r2, #3
 8001c72:	4013      	ands	r3, r2
 8001c74:	00db      	lsls	r3, r3, #3
 8001c76:	220f      	movs	r2, #15
 8001c78:	409a      	lsls	r2, r3
 8001c7a:	0013      	movs	r3, r2
 8001c7c:	43da      	mvns	r2, r3
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4013      	ands	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	23a0      	movs	r3, #160	; 0xa0
 8001c88:	05db      	lsls	r3, r3, #23
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d019      	beq.n	8001cc2 <HAL_GPIO_Init+0x1d6>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a48      	ldr	r2, [pc, #288]	; (8001db4 <HAL_GPIO_Init+0x2c8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_GPIO_Init+0x1d2>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a47      	ldr	r2, [pc, #284]	; (8001db8 <HAL_GPIO_Init+0x2cc>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d00d      	beq.n	8001cba <HAL_GPIO_Init+0x1ce>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a46      	ldr	r2, [pc, #280]	; (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d007      	beq.n	8001cb6 <HAL_GPIO_Init+0x1ca>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a45      	ldr	r2, [pc, #276]	; (8001dc0 <HAL_GPIO_Init+0x2d4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d101      	bne.n	8001cb2 <HAL_GPIO_Init+0x1c6>
 8001cae:	2304      	movs	r3, #4
 8001cb0:	e008      	b.n	8001cc4 <HAL_GPIO_Init+0x1d8>
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x1d8>
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_Init+0x1d8>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_Init+0x1d8>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x1d8>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	400a      	ands	r2, r1
 8001cca:	00d2      	lsls	r2, r2, #3
 8001ccc:	4093      	lsls	r3, r2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001cd4:	4936      	ldr	r1, [pc, #216]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3318      	adds	r3, #24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ce2:	4b33      	ldr	r3, [pc, #204]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	43da      	mvns	r2, r3
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	035b      	lsls	r3, r3, #13
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d06:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d0c:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	43da      	mvns	r2, r3
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	039b      	lsls	r3, r3, #14
 8001d24:	4013      	ands	r3, r2
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d30:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d36:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d38:	2384      	movs	r3, #132	; 0x84
 8001d3a:	58d3      	ldr	r3, [r2, r3]
 8001d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	43da      	mvns	r2, r3
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	4013      	ands	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	029b      	lsls	r3, r3, #10
 8001d50:	4013      	ands	r3, r2
 8001d52:	d003      	beq.n	8001d5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d5c:	4914      	ldr	r1, [pc, #80]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d5e:	2284      	movs	r2, #132	; 0x84
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001d64:	4a12      	ldr	r2, [pc, #72]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	58d3      	ldr	r3, [r2, r3]
 8001d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4013      	ands	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	025b      	lsls	r3, r3, #9
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d8a:	4909      	ldr	r1, [pc, #36]	; (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	3301      	adds	r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	40da      	lsrs	r2, r3
 8001da0:	1e13      	subs	r3, r2, #0
 8001da2:	d000      	beq.n	8001da6 <HAL_GPIO_Init+0x2ba>
 8001da4:	e6aa      	b.n	8001afc <HAL_GPIO_Init+0x10>
  }
}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b006      	add	sp, #24
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40021800 	.word	0x40021800
 8001db4:	50000400 	.word	0x50000400
 8001db8:	50000800 	.word	0x50000800
 8001dbc:	50000c00 	.word	0x50000c00
 8001dc0:	50001000 	.word	0x50001000

08001dc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	0008      	movs	r0, r1
 8001dce:	0011      	movs	r1, r2
 8001dd0:	1cbb      	adds	r3, r7, #2
 8001dd2:	1c02      	adds	r2, r0, #0
 8001dd4:	801a      	strh	r2, [r3, #0]
 8001dd6:	1c7b      	adds	r3, r7, #1
 8001dd8:	1c0a      	adds	r2, r1, #0
 8001dda:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ddc:	1c7b      	adds	r3, r7, #1
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d004      	beq.n	8001dee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001de4:	1cbb      	adds	r3, r7, #2
 8001de6:	881a      	ldrh	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dec:	e003      	b.n	8001df6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dee:	1cbb      	adds	r3, r7, #2
 8001df0:	881a      	ldrh	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b002      	add	sp, #8
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001e08:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	; (8001e74 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e0e:	4013      	ands	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	4b17      	ldr	r3, [pc, #92]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d11f      	bne.n	8001e64 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	0013      	movs	r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	189b      	adds	r3, r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4912      	ldr	r1, [pc, #72]	; (8001e7c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e32:	0018      	movs	r0, r3
 8001e34:	f7fe f966 	bl	8000104 <__udivsi3>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e3e:	e008      	b.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	e001      	b.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e009      	b.n	8001e66 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e52:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e54:	695a      	ldr	r2, [r3, #20]
 8001e56:	2380      	movs	r3, #128	; 0x80
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	2380      	movs	r3, #128	; 0x80
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d0ed      	beq.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	0018      	movs	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b004      	add	sp, #16
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	40007000 	.word	0x40007000
 8001e74:	fffff9ff 	.word	0xfffff9ff
 8001e78:	20000000 	.word	0x20000000
 8001e7c:	000f4240 	.word	0x000f4240

08001e80 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001e84:	4b03      	ldr	r3, [pc, #12]	; (8001e94 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	23e0      	movs	r3, #224	; 0xe0
 8001e8a:	01db      	lsls	r3, r3, #7
 8001e8c:	4013      	ands	r3, r2
}
 8001e8e:	0018      	movs	r0, r3
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000

08001e98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d102      	bne.n	8001eac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	f000 fb50 	bl	800254c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d100      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x20>
 8001eb6:	e07c      	b.n	8001fb2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eb8:	4bc3      	ldr	r3, [pc, #780]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	2238      	movs	r2, #56	; 0x38
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ec2:	4bc1      	ldr	r3, [pc, #772]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b10      	cmp	r3, #16
 8001ed0:	d102      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x40>
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	d002      	beq.n	8001ede <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d10b      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ede:	4bba      	ldr	r3, [pc, #744]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	029b      	lsls	r3, r3, #10
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d062      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x118>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d15e      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e32a      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	025b      	lsls	r3, r3, #9
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_OscConfig+0x7a>
 8001f02:	4bb1      	ldr	r3, [pc, #708]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	4bb0      	ldr	r3, [pc, #704]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f08:	2180      	movs	r1, #128	; 0x80
 8001f0a:	0249      	lsls	r1, r1, #9
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	e020      	b.n	8001f54 <HAL_RCC_OscConfig+0xbc>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	23a0      	movs	r3, #160	; 0xa0
 8001f18:	02db      	lsls	r3, r3, #11
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d10e      	bne.n	8001f3c <HAL_RCC_OscConfig+0xa4>
 8001f1e:	4baa      	ldr	r3, [pc, #680]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4ba9      	ldr	r3, [pc, #676]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	02c9      	lsls	r1, r1, #11
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	4ba6      	ldr	r3, [pc, #664]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4ba5      	ldr	r3, [pc, #660]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f32:	2180      	movs	r1, #128	; 0x80
 8001f34:	0249      	lsls	r1, r1, #9
 8001f36:	430a      	orrs	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	e00b      	b.n	8001f54 <HAL_RCC_OscConfig+0xbc>
 8001f3c:	4ba2      	ldr	r3, [pc, #648]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4ba1      	ldr	r3, [pc, #644]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f42:	49a2      	ldr	r1, [pc, #648]	; (80021cc <HAL_RCC_OscConfig+0x334>)
 8001f44:	400a      	ands	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	4b9f      	ldr	r3, [pc, #636]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b9e      	ldr	r3, [pc, #632]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f4e:	49a0      	ldr	r1, [pc, #640]	; (80021d0 <HAL_RCC_OscConfig+0x338>)
 8001f50:	400a      	ands	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d014      	beq.n	8001f86 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5c:	f7fe ff56 	bl	8000e0c <HAL_GetTick>
 8001f60:	0003      	movs	r3, r0
 8001f62:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f66:	f7fe ff51 	bl	8000e0c <HAL_GetTick>
 8001f6a:	0002      	movs	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b64      	cmp	r3, #100	; 0x64
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e2e9      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f78:	4b93      	ldr	r3, [pc, #588]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2380      	movs	r3, #128	; 0x80
 8001f7e:	029b      	lsls	r3, r3, #10
 8001f80:	4013      	ands	r3, r2
 8001f82:	d0f0      	beq.n	8001f66 <HAL_RCC_OscConfig+0xce>
 8001f84:	e015      	b.n	8001fb2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f86:	f7fe ff41 	bl	8000e0c <HAL_GetTick>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f90:	f7fe ff3c 	bl	8000e0c <HAL_GetTick>
 8001f94:	0002      	movs	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	; 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e2d4      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fa2:	4b89      	ldr	r3, [pc, #548]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	029b      	lsls	r3, r3, #10
 8001faa:	4013      	ands	r3, r2
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0xf8>
 8001fae:	e000      	b.n	8001fb2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d100      	bne.n	8001fbe <HAL_RCC_OscConfig+0x126>
 8001fbc:	e099      	b.n	80020f2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fbe:	4b82      	ldr	r3, [pc, #520]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	2238      	movs	r2, #56	; 0x38
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc8:	4b7f      	ldr	r3, [pc, #508]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2203      	movs	r2, #3
 8001fce:	4013      	ands	r3, r2
 8001fd0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	2b10      	cmp	r3, #16
 8001fd6:	d102      	bne.n	8001fde <HAL_RCC_OscConfig+0x146>
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d002      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d135      	bne.n	8002050 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fe4:	4b78      	ldr	r3, [pc, #480]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4013      	ands	r3, r2
 8001fee:	d005      	beq.n	8001ffc <HAL_RCC_OscConfig+0x164>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e2a7      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffc:	4b72      	ldr	r3, [pc, #456]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a74      	ldr	r2, [pc, #464]	; (80021d4 <HAL_RCC_OscConfig+0x33c>)
 8002002:	4013      	ands	r3, r2
 8002004:	0019      	movs	r1, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	021a      	lsls	r2, r3, #8
 800200c:	4b6e      	ldr	r3, [pc, #440]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800200e:	430a      	orrs	r2, r1
 8002010:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d112      	bne.n	800203e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002018:	4b6b      	ldr	r3, [pc, #428]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a6e      	ldr	r2, [pc, #440]	; (80021d8 <HAL_RCC_OscConfig+0x340>)
 800201e:	4013      	ands	r3, r2
 8002020:	0019      	movs	r1, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	4b68      	ldr	r3, [pc, #416]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002028:	430a      	orrs	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800202c:	4b66      	ldr	r3, [pc, #408]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	0adb      	lsrs	r3, r3, #11
 8002032:	2207      	movs	r2, #7
 8002034:	4013      	ands	r3, r2
 8002036:	4a69      	ldr	r2, [pc, #420]	; (80021dc <HAL_RCC_OscConfig+0x344>)
 8002038:	40da      	lsrs	r2, r3
 800203a:	4b69      	ldr	r3, [pc, #420]	; (80021e0 <HAL_RCC_OscConfig+0x348>)
 800203c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800203e:	4b69      	ldr	r3, [pc, #420]	; (80021e4 <HAL_RCC_OscConfig+0x34c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	0018      	movs	r0, r3
 8002044:	f7fe fe86 	bl	8000d54 <HAL_InitTick>
 8002048:	1e03      	subs	r3, r0, #0
 800204a:	d051      	beq.n	80020f0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e27d      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d030      	beq.n	80020ba <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002058:	4b5b      	ldr	r3, [pc, #364]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a5e      	ldr	r2, [pc, #376]	; (80021d8 <HAL_RCC_OscConfig+0x340>)
 800205e:	4013      	ands	r3, r2
 8002060:	0019      	movs	r1, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691a      	ldr	r2, [r3, #16]
 8002066:	4b58      	ldr	r3, [pc, #352]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002068:	430a      	orrs	r2, r1
 800206a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800206c:	4b56      	ldr	r3, [pc, #344]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4b55      	ldr	r3, [pc, #340]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002072:	2180      	movs	r1, #128	; 0x80
 8002074:	0049      	lsls	r1, r1, #1
 8002076:	430a      	orrs	r2, r1
 8002078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207a:	f7fe fec7 	bl	8000e0c <HAL_GetTick>
 800207e:	0003      	movs	r3, r0
 8002080:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002084:	f7fe fec2 	bl	8000e0c <HAL_GetTick>
 8002088:	0002      	movs	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e25a      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002096:	4b4c      	ldr	r3, [pc, #304]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	4013      	ands	r3, r2
 80020a0:	d0f0      	beq.n	8002084 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a2:	4b49      	ldr	r3, [pc, #292]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4a4b      	ldr	r2, [pc, #300]	; (80021d4 <HAL_RCC_OscConfig+0x33c>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	0019      	movs	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	021a      	lsls	r2, r3, #8
 80020b2:	4b45      	ldr	r3, [pc, #276]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020b4:	430a      	orrs	r2, r1
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	e01b      	b.n	80020f2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80020ba:	4b43      	ldr	r3, [pc, #268]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	4b42      	ldr	r3, [pc, #264]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020c0:	4949      	ldr	r1, [pc, #292]	; (80021e8 <HAL_RCC_OscConfig+0x350>)
 80020c2:	400a      	ands	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c6:	f7fe fea1 	bl	8000e0c <HAL_GetTick>
 80020ca:	0003      	movs	r3, r0
 80020cc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020d0:	f7fe fe9c 	bl	8000e0c <HAL_GetTick>
 80020d4:	0002      	movs	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e234      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e2:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	2380      	movs	r3, #128	; 0x80
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	4013      	ands	r3, r2
 80020ec:	d1f0      	bne.n	80020d0 <HAL_RCC_OscConfig+0x238>
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2208      	movs	r2, #8
 80020f8:	4013      	ands	r3, r2
 80020fa:	d047      	beq.n	800218c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020fc:	4b32      	ldr	r3, [pc, #200]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2238      	movs	r2, #56	; 0x38
 8002102:	4013      	ands	r3, r2
 8002104:	2b18      	cmp	r3, #24
 8002106:	d10a      	bne.n	800211e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002108:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800210a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210c:	2202      	movs	r2, #2
 800210e:	4013      	ands	r3, r2
 8002110:	d03c      	beq.n	800218c <HAL_RCC_OscConfig+0x2f4>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d138      	bne.n	800218c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e216      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d019      	beq.n	800215a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002126:	4b28      	ldr	r3, [pc, #160]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002128:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800212a:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800212c:	2101      	movs	r1, #1
 800212e:	430a      	orrs	r2, r1
 8002130:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002132:	f7fe fe6b 	bl	8000e0c <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800213c:	f7fe fe66 	bl	8000e0c <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1fe      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800214e:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002152:	2202      	movs	r2, #2
 8002154:	4013      	ands	r3, r2
 8002156:	d0f1      	beq.n	800213c <HAL_RCC_OscConfig+0x2a4>
 8002158:	e018      	b.n	800218c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800215a:	4b1b      	ldr	r3, [pc, #108]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 800215c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002160:	2101      	movs	r1, #1
 8002162:	438a      	bics	r2, r1
 8002164:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002166:	f7fe fe51 	bl	8000e0c <HAL_GetTick>
 800216a:	0003      	movs	r3, r0
 800216c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002170:	f7fe fe4c 	bl	8000e0c <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e1e4      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002182:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 8002184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002186:	2202      	movs	r2, #2
 8002188:	4013      	ands	r3, r2
 800218a:	d1f1      	bne.n	8002170 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2204      	movs	r2, #4
 8002192:	4013      	ands	r3, r2
 8002194:	d100      	bne.n	8002198 <HAL_RCC_OscConfig+0x300>
 8002196:	e0c7      	b.n	8002328 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002198:	231f      	movs	r3, #31
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	2200      	movs	r2, #0
 800219e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80021a0:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	2238      	movs	r2, #56	; 0x38
 80021a6:	4013      	ands	r3, r2
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d11f      	bne.n	80021ec <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_RCC_OscConfig+0x330>)
 80021ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b0:	2202      	movs	r2, #2
 80021b2:	4013      	ands	r3, r2
 80021b4:	d100      	bne.n	80021b8 <HAL_RCC_OscConfig+0x320>
 80021b6:	e0b7      	b.n	8002328 <HAL_RCC_OscConfig+0x490>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d000      	beq.n	80021c2 <HAL_RCC_OscConfig+0x32a>
 80021c0:	e0b2      	b.n	8002328 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e1c2      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	40021000 	.word	0x40021000
 80021cc:	fffeffff 	.word	0xfffeffff
 80021d0:	fffbffff 	.word	0xfffbffff
 80021d4:	ffff80ff 	.word	0xffff80ff
 80021d8:	ffffc7ff 	.word	0xffffc7ff
 80021dc:	00f42400 	.word	0x00f42400
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000004 	.word	0x20000004
 80021e8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021ec:	4bb5      	ldr	r3, [pc, #724]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80021ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021f0:	2380      	movs	r3, #128	; 0x80
 80021f2:	055b      	lsls	r3, r3, #21
 80021f4:	4013      	ands	r3, r2
 80021f6:	d101      	bne.n	80021fc <HAL_RCC_OscConfig+0x364>
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <HAL_RCC_OscConfig+0x366>
 80021fc:	2300      	movs	r3, #0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d011      	beq.n	8002226 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002202:	4bb0      	ldr	r3, [pc, #704]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002204:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002206:	4baf      	ldr	r3, [pc, #700]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002208:	2180      	movs	r1, #128	; 0x80
 800220a:	0549      	lsls	r1, r1, #21
 800220c:	430a      	orrs	r2, r1
 800220e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002210:	4bac      	ldr	r3, [pc, #688]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002212:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	055b      	lsls	r3, r3, #21
 8002218:	4013      	ands	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800221e:	231f      	movs	r3, #31
 8002220:	18fb      	adds	r3, r7, r3
 8002222:	2201      	movs	r2, #1
 8002224:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002226:	4ba8      	ldr	r3, [pc, #672]	; (80024c8 <HAL_RCC_OscConfig+0x630>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4013      	ands	r3, r2
 8002230:	d11a      	bne.n	8002268 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002232:	4ba5      	ldr	r3, [pc, #660]	; (80024c8 <HAL_RCC_OscConfig+0x630>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4ba4      	ldr	r3, [pc, #656]	; (80024c8 <HAL_RCC_OscConfig+0x630>)
 8002238:	2180      	movs	r1, #128	; 0x80
 800223a:	0049      	lsls	r1, r1, #1
 800223c:	430a      	orrs	r2, r1
 800223e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002240:	f7fe fde4 	bl	8000e0c <HAL_GetTick>
 8002244:	0003      	movs	r3, r0
 8002246:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002248:	e008      	b.n	800225c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224a:	f7fe fddf 	bl	8000e0c <HAL_GetTick>
 800224e:	0002      	movs	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e177      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800225c:	4b9a      	ldr	r3, [pc, #616]	; (80024c8 <HAL_RCC_OscConfig+0x630>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	2380      	movs	r3, #128	; 0x80
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	4013      	ands	r3, r2
 8002266:	d0f0      	beq.n	800224a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x3e6>
 8002270:	4b94      	ldr	r3, [pc, #592]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002272:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002274:	4b93      	ldr	r3, [pc, #588]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002276:	2101      	movs	r1, #1
 8002278:	430a      	orrs	r2, r1
 800227a:	65da      	str	r2, [r3, #92]	; 0x5c
 800227c:	e01c      	b.n	80022b8 <HAL_RCC_OscConfig+0x420>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	2b05      	cmp	r3, #5
 8002284:	d10c      	bne.n	80022a0 <HAL_RCC_OscConfig+0x408>
 8002286:	4b8f      	ldr	r3, [pc, #572]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002288:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800228a:	4b8e      	ldr	r3, [pc, #568]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800228c:	2104      	movs	r1, #4
 800228e:	430a      	orrs	r2, r1
 8002290:	65da      	str	r2, [r3, #92]	; 0x5c
 8002292:	4b8c      	ldr	r3, [pc, #560]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002294:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002296:	4b8b      	ldr	r3, [pc, #556]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002298:	2101      	movs	r1, #1
 800229a:	430a      	orrs	r2, r1
 800229c:	65da      	str	r2, [r3, #92]	; 0x5c
 800229e:	e00b      	b.n	80022b8 <HAL_RCC_OscConfig+0x420>
 80022a0:	4b88      	ldr	r3, [pc, #544]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80022a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022a4:	4b87      	ldr	r3, [pc, #540]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80022a6:	2101      	movs	r1, #1
 80022a8:	438a      	bics	r2, r1
 80022aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80022ac:	4b85      	ldr	r3, [pc, #532]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80022ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022b0:	4b84      	ldr	r3, [pc, #528]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80022b2:	2104      	movs	r1, #4
 80022b4:	438a      	bics	r2, r1
 80022b6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d014      	beq.n	80022ea <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7fe fda4 	bl	8000e0c <HAL_GetTick>
 80022c4:	0003      	movs	r3, r0
 80022c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c8:	e009      	b.n	80022de <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ca:	f7fe fd9f 	bl	8000e0c <HAL_GetTick>
 80022ce:	0002      	movs	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	4a7d      	ldr	r2, [pc, #500]	; (80024cc <HAL_RCC_OscConfig+0x634>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e136      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022de:	4b79      	ldr	r3, [pc, #484]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80022e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e2:	2202      	movs	r2, #2
 80022e4:	4013      	ands	r3, r2
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x432>
 80022e8:	e013      	b.n	8002312 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ea:	f7fe fd8f 	bl	8000e0c <HAL_GetTick>
 80022ee:	0003      	movs	r3, r0
 80022f0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022f2:	e009      	b.n	8002308 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f4:	f7fe fd8a 	bl	8000e0c <HAL_GetTick>
 80022f8:	0002      	movs	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	4a73      	ldr	r2, [pc, #460]	; (80024cc <HAL_RCC_OscConfig+0x634>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e121      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002308:	4b6e      	ldr	r3, [pc, #440]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800230a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230c:	2202      	movs	r2, #2
 800230e:	4013      	ands	r3, r2
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002312:	231f      	movs	r3, #31
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800231c:	4b69      	ldr	r3, [pc, #420]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800231e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002320:	4b68      	ldr	r3, [pc, #416]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002322:	496b      	ldr	r1, [pc, #428]	; (80024d0 <HAL_RCC_OscConfig+0x638>)
 8002324:	400a      	ands	r2, r1
 8002326:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2220      	movs	r2, #32
 800232e:	4013      	ands	r3, r2
 8002330:	d039      	beq.n	80023a6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d01b      	beq.n	8002372 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800233a:	4b62      	ldr	r3, [pc, #392]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	4b61      	ldr	r3, [pc, #388]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002340:	2180      	movs	r1, #128	; 0x80
 8002342:	03c9      	lsls	r1, r1, #15
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002348:	f7fe fd60 	bl	8000e0c <HAL_GetTick>
 800234c:	0003      	movs	r3, r0
 800234e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002352:	f7fe fd5b 	bl	8000e0c <HAL_GetTick>
 8002356:	0002      	movs	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e0f3      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002364:	4b57      	ldr	r3, [pc, #348]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	2380      	movs	r3, #128	; 0x80
 800236a:	041b      	lsls	r3, r3, #16
 800236c:	4013      	ands	r3, r2
 800236e:	d0f0      	beq.n	8002352 <HAL_RCC_OscConfig+0x4ba>
 8002370:	e019      	b.n	80023a6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002372:	4b54      	ldr	r3, [pc, #336]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	4b53      	ldr	r3, [pc, #332]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002378:	4956      	ldr	r1, [pc, #344]	; (80024d4 <HAL_RCC_OscConfig+0x63c>)
 800237a:	400a      	ands	r2, r1
 800237c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237e:	f7fe fd45 	bl	8000e0c <HAL_GetTick>
 8002382:	0003      	movs	r3, r0
 8002384:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002388:	f7fe fd40 	bl	8000e0c <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0d8      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800239a:	4b4a      	ldr	r3, [pc, #296]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	2380      	movs	r3, #128	; 0x80
 80023a0:	041b      	lsls	r3, r3, #16
 80023a2:	4013      	ands	r3, r2
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d100      	bne.n	80023b0 <HAL_RCC_OscConfig+0x518>
 80023ae:	e0cc      	b.n	800254a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b0:	4b44      	ldr	r3, [pc, #272]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2238      	movs	r2, #56	; 0x38
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b10      	cmp	r3, #16
 80023ba:	d100      	bne.n	80023be <HAL_RCC_OscConfig+0x526>
 80023bc:	e07b      	b.n	80024b6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d156      	bne.n	8002474 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c6:	4b3f      	ldr	r3, [pc, #252]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	4b3e      	ldr	r3, [pc, #248]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80023cc:	4942      	ldr	r1, [pc, #264]	; (80024d8 <HAL_RCC_OscConfig+0x640>)
 80023ce:	400a      	ands	r2, r1
 80023d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d2:	f7fe fd1b 	bl	8000e0c <HAL_GetTick>
 80023d6:	0003      	movs	r3, r0
 80023d8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023da:	e008      	b.n	80023ee <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023dc:	f7fe fd16 	bl	8000e0c <HAL_GetTick>
 80023e0:	0002      	movs	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e0ae      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ee:	4b35      	ldr	r3, [pc, #212]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	049b      	lsls	r3, r3, #18
 80023f6:	4013      	ands	r3, r2
 80023f8:	d1f0      	bne.n	80023dc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023fa:	4b32      	ldr	r3, [pc, #200]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	4a37      	ldr	r2, [pc, #220]	; (80024dc <HAL_RCC_OscConfig+0x644>)
 8002400:	4013      	ands	r3, r2
 8002402:	0019      	movs	r1, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240c:	431a      	orrs	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	431a      	orrs	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002426:	431a      	orrs	r2, r3
 8002428:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800242a:	430a      	orrs	r2, r1
 800242c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800242e:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	4b24      	ldr	r3, [pc, #144]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002434:	2180      	movs	r1, #128	; 0x80
 8002436:	0449      	lsls	r1, r1, #17
 8002438:	430a      	orrs	r2, r1
 800243a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800243c:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002442:	2180      	movs	r1, #128	; 0x80
 8002444:	0549      	lsls	r1, r1, #21
 8002446:	430a      	orrs	r2, r1
 8002448:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244a:	f7fe fcdf 	bl	8000e0c <HAL_GetTick>
 800244e:	0003      	movs	r3, r0
 8002450:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002454:	f7fe fcda 	bl	8000e0c <HAL_GetTick>
 8002458:	0002      	movs	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e072      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	049b      	lsls	r3, r3, #18
 800246e:	4013      	ands	r3, r2
 8002470:	d0f0      	beq.n	8002454 <HAL_RCC_OscConfig+0x5bc>
 8002472:	e06a      	b.n	800254a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002474:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800247a:	4917      	ldr	r1, [pc, #92]	; (80024d8 <HAL_RCC_OscConfig+0x640>)
 800247c:	400a      	ands	r2, r1
 800247e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7fe fcc4 	bl	8000e0c <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800248a:	f7fe fcbf 	bl	8000e0c <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e057      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800249c:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	049b      	lsls	r3, r3, #18
 80024a4:	4013      	ands	r3, r2
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <HAL_RCC_OscConfig+0x62c>)
 80024ae:	490c      	ldr	r1, [pc, #48]	; (80024e0 <HAL_RCC_OscConfig+0x648>)
 80024b0:	400a      	ands	r2, r1
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	e049      	b.n	800254a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d112      	bne.n	80024e4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e044      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40007000 	.word	0x40007000
 80024cc:	00001388 	.word	0x00001388
 80024d0:	efffffff 	.word	0xefffffff
 80024d4:	ffbfffff 	.word	0xffbfffff
 80024d8:	feffffff 	.word	0xfeffffff
 80024dc:	11c1808c 	.word	0x11c1808c
 80024e0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80024e4:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <HAL_RCC_OscConfig+0x6bc>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2203      	movs	r2, #3
 80024ee:	401a      	ands	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d126      	bne.n	8002546 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	2270      	movs	r2, #112	; 0x70
 80024fc:	401a      	ands	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002502:	429a      	cmp	r2, r3
 8002504:	d11f      	bne.n	8002546 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	23fe      	movs	r3, #254	; 0xfe
 800250a:	01db      	lsls	r3, r3, #7
 800250c:	401a      	ands	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002512:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d116      	bne.n	8002546 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	23f8      	movs	r3, #248	; 0xf8
 800251c:	039b      	lsls	r3, r3, #14
 800251e:	401a      	ands	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d10e      	bne.n	8002546 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	23e0      	movs	r3, #224	; 0xe0
 800252c:	051b      	lsls	r3, r3, #20
 800252e:	401a      	ands	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002534:	429a      	cmp	r2, r3
 8002536:	d106      	bne.n	8002546 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	0f5b      	lsrs	r3, r3, #29
 800253c:	075a      	lsls	r2, r3, #29
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002542:	429a      	cmp	r2, r3
 8002544:	d001      	beq.n	800254a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	0018      	movs	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	b008      	add	sp, #32
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40021000 	.word	0x40021000

08002558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0e9      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800256c:	4b76      	ldr	r3, [pc, #472]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2207      	movs	r2, #7
 8002572:	4013      	ands	r3, r2
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	429a      	cmp	r2, r3
 8002578:	d91e      	bls.n	80025b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257a:	4b73      	ldr	r3, [pc, #460]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2207      	movs	r2, #7
 8002580:	4393      	bics	r3, r2
 8002582:	0019      	movs	r1, r3
 8002584:	4b70      	ldr	r3, [pc, #448]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 8002586:	683a      	ldr	r2, [r7, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800258c:	f7fe fc3e 	bl	8000e0c <HAL_GetTick>
 8002590:	0003      	movs	r3, r0
 8002592:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002594:	e009      	b.n	80025aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002596:	f7fe fc39 	bl	8000e0c <HAL_GetTick>
 800259a:	0002      	movs	r2, r0
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	4a6a      	ldr	r2, [pc, #424]	; (800274c <HAL_RCC_ClockConfig+0x1f4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e0ca      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025aa:	4b67      	ldr	r3, [pc, #412]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2207      	movs	r2, #7
 80025b0:	4013      	ands	r3, r2
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d1ee      	bne.n	8002596 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2202      	movs	r2, #2
 80025be:	4013      	ands	r3, r2
 80025c0:	d015      	beq.n	80025ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2204      	movs	r2, #4
 80025c8:	4013      	ands	r3, r2
 80025ca:	d006      	beq.n	80025da <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025cc:	4b60      	ldr	r3, [pc, #384]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 80025d2:	21e0      	movs	r1, #224	; 0xe0
 80025d4:	01c9      	lsls	r1, r1, #7
 80025d6:	430a      	orrs	r2, r1
 80025d8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025da:	4b5d      	ldr	r3, [pc, #372]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	4a5d      	ldr	r2, [pc, #372]	; (8002754 <HAL_RCC_ClockConfig+0x1fc>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	0019      	movs	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	4b59      	ldr	r3, [pc, #356]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 80025ea:	430a      	orrs	r2, r1
 80025ec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2201      	movs	r2, #1
 80025f4:	4013      	ands	r3, r2
 80025f6:	d057      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d107      	bne.n	8002610 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002600:	4b53      	ldr	r3, [pc, #332]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	2380      	movs	r3, #128	; 0x80
 8002606:	029b      	lsls	r3, r3, #10
 8002608:	4013      	ands	r3, r2
 800260a:	d12b      	bne.n	8002664 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e097      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d107      	bne.n	8002628 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002618:	4b4d      	ldr	r3, [pc, #308]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	049b      	lsls	r3, r3, #18
 8002620:	4013      	ands	r3, r2
 8002622:	d11f      	bne.n	8002664 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e08b      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d107      	bne.n	8002640 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002630:	4b47      	ldr	r3, [pc, #284]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4013      	ands	r3, r2
 800263a:	d113      	bne.n	8002664 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e07f      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d106      	bne.n	8002656 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002648:	4b41      	ldr	r3, [pc, #260]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 800264a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800264c:	2202      	movs	r2, #2
 800264e:	4013      	ands	r3, r2
 8002650:	d108      	bne.n	8002664 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e074      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002656:	4b3e      	ldr	r3, [pc, #248]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265a:	2202      	movs	r2, #2
 800265c:	4013      	ands	r3, r2
 800265e:	d101      	bne.n	8002664 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e06d      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002664:	4b3a      	ldr	r3, [pc, #232]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2207      	movs	r2, #7
 800266a:	4393      	bics	r3, r2
 800266c:	0019      	movs	r1, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	4b37      	ldr	r3, [pc, #220]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002674:	430a      	orrs	r2, r1
 8002676:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002678:	f7fe fbc8 	bl	8000e0c <HAL_GetTick>
 800267c:	0003      	movs	r3, r0
 800267e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002680:	e009      	b.n	8002696 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002682:	f7fe fbc3 	bl	8000e0c <HAL_GetTick>
 8002686:	0002      	movs	r2, r0
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	4a2f      	ldr	r2, [pc, #188]	; (800274c <HAL_RCC_ClockConfig+0x1f4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e054      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	2238      	movs	r2, #56	; 0x38
 800269c:	401a      	ands	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d1ec      	bne.n	8002682 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026a8:	4b27      	ldr	r3, [pc, #156]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2207      	movs	r2, #7
 80026ae:	4013      	ands	r3, r2
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d21e      	bcs.n	80026f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b24      	ldr	r3, [pc, #144]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2207      	movs	r2, #7
 80026bc:	4393      	bics	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	4b21      	ldr	r3, [pc, #132]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026c8:	f7fe fba0 	bl	8000e0c <HAL_GetTick>
 80026cc:	0003      	movs	r3, r0
 80026ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026d0:	e009      	b.n	80026e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d2:	f7fe fb9b 	bl	8000e0c <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	4a1b      	ldr	r2, [pc, #108]	; (800274c <HAL_RCC_ClockConfig+0x1f4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e02c      	b.n	8002740 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026e6:	4b18      	ldr	r3, [pc, #96]	; (8002748 <HAL_RCC_ClockConfig+0x1f0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2207      	movs	r2, #7
 80026ec:	4013      	ands	r3, r2
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d1ee      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2204      	movs	r2, #4
 80026fa:	4013      	ands	r3, r2
 80026fc:	d009      	beq.n	8002712 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026fe:	4b14      	ldr	r3, [pc, #80]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	4a15      	ldr	r2, [pc, #84]	; (8002758 <HAL_RCC_ClockConfig+0x200>)
 8002704:	4013      	ands	r3, r2
 8002706:	0019      	movs	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	4b10      	ldr	r3, [pc, #64]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 800270e:	430a      	orrs	r2, r1
 8002710:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002712:	f000 f829 	bl	8002768 <HAL_RCC_GetSysClockFreq>
 8002716:	0001      	movs	r1, r0
 8002718:	4b0d      	ldr	r3, [pc, #52]	; (8002750 <HAL_RCC_ClockConfig+0x1f8>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	0a1b      	lsrs	r3, r3, #8
 800271e:	220f      	movs	r2, #15
 8002720:	401a      	ands	r2, r3
 8002722:	4b0e      	ldr	r3, [pc, #56]	; (800275c <HAL_RCC_ClockConfig+0x204>)
 8002724:	0092      	lsls	r2, r2, #2
 8002726:	58d3      	ldr	r3, [r2, r3]
 8002728:	221f      	movs	r2, #31
 800272a:	4013      	ands	r3, r2
 800272c:	000a      	movs	r2, r1
 800272e:	40da      	lsrs	r2, r3
 8002730:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <HAL_RCC_ClockConfig+0x208>)
 8002732:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <HAL_RCC_ClockConfig+0x20c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	0018      	movs	r0, r3
 800273a:	f7fe fb0b 	bl	8000d54 <HAL_InitTick>
 800273e:	0003      	movs	r3, r0
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b004      	add	sp, #16
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40022000 	.word	0x40022000
 800274c:	00001388 	.word	0x00001388
 8002750:	40021000 	.word	0x40021000
 8002754:	fffff0ff 	.word	0xfffff0ff
 8002758:	ffff8fff 	.word	0xffff8fff
 800275c:	08004ab8 	.word	0x08004ab8
 8002760:	20000000 	.word	0x20000000
 8002764:	20000004 	.word	0x20000004

08002768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800276e:	4b3c      	ldr	r3, [pc, #240]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	2238      	movs	r2, #56	; 0x38
 8002774:	4013      	ands	r3, r2
 8002776:	d10f      	bne.n	8002798 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002778:	4b39      	ldr	r3, [pc, #228]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	0adb      	lsrs	r3, r3, #11
 800277e:	2207      	movs	r2, #7
 8002780:	4013      	ands	r3, r2
 8002782:	2201      	movs	r2, #1
 8002784:	409a      	lsls	r2, r3
 8002786:	0013      	movs	r3, r2
 8002788:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800278a:	6839      	ldr	r1, [r7, #0]
 800278c:	4835      	ldr	r0, [pc, #212]	; (8002864 <HAL_RCC_GetSysClockFreq+0xfc>)
 800278e:	f7fd fcb9 	bl	8000104 <__udivsi3>
 8002792:	0003      	movs	r3, r0
 8002794:	613b      	str	r3, [r7, #16]
 8002796:	e05d      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002798:	4b31      	ldr	r3, [pc, #196]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	2238      	movs	r2, #56	; 0x38
 800279e:	4013      	ands	r3, r2
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d102      	bne.n	80027aa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027a4:	4b30      	ldr	r3, [pc, #192]	; (8002868 <HAL_RCC_GetSysClockFreq+0x100>)
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	e054      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027aa:	4b2d      	ldr	r3, [pc, #180]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2238      	movs	r2, #56	; 0x38
 80027b0:	4013      	ands	r3, r2
 80027b2:	2b10      	cmp	r3, #16
 80027b4:	d138      	bne.n	8002828 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80027b6:	4b2a      	ldr	r3, [pc, #168]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	2203      	movs	r2, #3
 80027bc:	4013      	ands	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027c0:	4b27      	ldr	r3, [pc, #156]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	2207      	movs	r2, #7
 80027c8:	4013      	ands	r3, r2
 80027ca:	3301      	adds	r3, #1
 80027cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2b03      	cmp	r3, #3
 80027d2:	d10d      	bne.n	80027f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027d4:	68b9      	ldr	r1, [r7, #8]
 80027d6:	4824      	ldr	r0, [pc, #144]	; (8002868 <HAL_RCC_GetSysClockFreq+0x100>)
 80027d8:	f7fd fc94 	bl	8000104 <__udivsi3>
 80027dc:	0003      	movs	r3, r0
 80027de:	0019      	movs	r1, r3
 80027e0:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	227f      	movs	r2, #127	; 0x7f
 80027e8:	4013      	ands	r3, r2
 80027ea:	434b      	muls	r3, r1
 80027ec:	617b      	str	r3, [r7, #20]
        break;
 80027ee:	e00d      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	481c      	ldr	r0, [pc, #112]	; (8002864 <HAL_RCC_GetSysClockFreq+0xfc>)
 80027f4:	f7fd fc86 	bl	8000104 <__udivsi3>
 80027f8:	0003      	movs	r3, r0
 80027fa:	0019      	movs	r1, r3
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	0a1b      	lsrs	r3, r3, #8
 8002802:	227f      	movs	r2, #127	; 0x7f
 8002804:	4013      	ands	r3, r2
 8002806:	434b      	muls	r3, r1
 8002808:	617b      	str	r3, [r7, #20]
        break;
 800280a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800280c:	4b14      	ldr	r3, [pc, #80]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	0f5b      	lsrs	r3, r3, #29
 8002812:	2207      	movs	r2, #7
 8002814:	4013      	ands	r3, r2
 8002816:	3301      	adds	r3, #1
 8002818:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	6978      	ldr	r0, [r7, #20]
 800281e:	f7fd fc71 	bl	8000104 <__udivsi3>
 8002822:	0003      	movs	r3, r0
 8002824:	613b      	str	r3, [r7, #16]
 8002826:	e015      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002828:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2238      	movs	r2, #56	; 0x38
 800282e:	4013      	ands	r3, r2
 8002830:	2b20      	cmp	r3, #32
 8002832:	d103      	bne.n	800283c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	021b      	lsls	r3, r3, #8
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	e00b      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2238      	movs	r2, #56	; 0x38
 8002842:	4013      	ands	r3, r2
 8002844:	2b18      	cmp	r3, #24
 8002846:	d103      	bne.n	8002850 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002848:	23fa      	movs	r3, #250	; 0xfa
 800284a:	01db      	lsls	r3, r3, #7
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	e001      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002854:	693b      	ldr	r3, [r7, #16]
}
 8002856:	0018      	movs	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	b006      	add	sp, #24
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	40021000 	.word	0x40021000
 8002864:	00f42400 	.word	0x00f42400
 8002868:	007a1200 	.word	0x007a1200

0800286c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002870:	4b02      	ldr	r3, [pc, #8]	; (800287c <HAL_RCC_GetHCLKFreq+0x10>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	0018      	movs	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	20000000 	.word	0x20000000

08002880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002880:	b5b0      	push	{r4, r5, r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002884:	f7ff fff2 	bl	800286c <HAL_RCC_GetHCLKFreq>
 8002888:	0004      	movs	r4, r0
 800288a:	f7ff faf9 	bl	8001e80 <LL_RCC_GetAPB1Prescaler>
 800288e:	0003      	movs	r3, r0
 8002890:	0b1a      	lsrs	r2, r3, #12
 8002892:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002894:	0092      	lsls	r2, r2, #2
 8002896:	58d3      	ldr	r3, [r2, r3]
 8002898:	221f      	movs	r2, #31
 800289a:	4013      	ands	r3, r2
 800289c:	40dc      	lsrs	r4, r3
 800289e:	0023      	movs	r3, r4
}
 80028a0:	0018      	movs	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bdb0      	pop	{r4, r5, r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	08004af8 	.word	0x08004af8

080028ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80028b4:	2313      	movs	r3, #19
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028bc:	2312      	movs	r3, #18
 80028be:	18fb      	adds	r3, r7, r3
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	029b      	lsls	r3, r3, #10
 80028cc:	4013      	ands	r3, r2
 80028ce:	d100      	bne.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80028d0:	e0ad      	b.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028d2:	2011      	movs	r0, #17
 80028d4:	183b      	adds	r3, r7, r0
 80028d6:	2200      	movs	r2, #0
 80028d8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028da:	4b47      	ldr	r3, [pc, #284]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80028dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028de:	2380      	movs	r3, #128	; 0x80
 80028e0:	055b      	lsls	r3, r3, #21
 80028e2:	4013      	ands	r3, r2
 80028e4:	d110      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028e6:	4b44      	ldr	r3, [pc, #272]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80028e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028ea:	4b43      	ldr	r3, [pc, #268]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80028ec:	2180      	movs	r1, #128	; 0x80
 80028ee:	0549      	lsls	r1, r1, #21
 80028f0:	430a      	orrs	r2, r1
 80028f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80028f4:	4b40      	ldr	r3, [pc, #256]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80028f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028f8:	2380      	movs	r3, #128	; 0x80
 80028fa:	055b      	lsls	r3, r3, #21
 80028fc:	4013      	ands	r3, r2
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002902:	183b      	adds	r3, r7, r0
 8002904:	2201      	movs	r2, #1
 8002906:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002908:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800290e:	2180      	movs	r1, #128	; 0x80
 8002910:	0049      	lsls	r1, r1, #1
 8002912:	430a      	orrs	r2, r1
 8002914:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002916:	f7fe fa79 	bl	8000e0c <HAL_GetTick>
 800291a:	0003      	movs	r3, r0
 800291c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800291e:	e00b      	b.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002920:	f7fe fa74 	bl	8000e0c <HAL_GetTick>
 8002924:	0002      	movs	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d904      	bls.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800292e:	2313      	movs	r3, #19
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	2203      	movs	r2, #3
 8002934:	701a      	strb	r2, [r3, #0]
        break;
 8002936:	e005      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	2380      	movs	r3, #128	; 0x80
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4013      	ands	r3, r2
 8002942:	d0ed      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002944:	2313      	movs	r3, #19
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d15e      	bne.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800294e:	4b2a      	ldr	r3, [pc, #168]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002950:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002952:	23c0      	movs	r3, #192	; 0xc0
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4013      	ands	r3, r2
 8002958:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d019      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	429a      	cmp	r2, r3
 8002968:	d014      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800296a:	4b23      	ldr	r3, [pc, #140]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800296c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800296e:	4a24      	ldr	r2, [pc, #144]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002970:	4013      	ands	r3, r2
 8002972:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002974:	4b20      	ldr	r3, [pc, #128]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002976:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002978:	4b1f      	ldr	r3, [pc, #124]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800297a:	2180      	movs	r1, #128	; 0x80
 800297c:	0249      	lsls	r1, r1, #9
 800297e:	430a      	orrs	r2, r1
 8002980:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002982:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002984:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002986:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002988:	491e      	ldr	r1, [pc, #120]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800298a:	400a      	ands	r2, r1
 800298c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800298e:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2201      	movs	r2, #1
 8002998:	4013      	ands	r3, r2
 800299a:	d016      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7fe fa36 	bl	8000e0c <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029a4:	e00c      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7fe fa31 	bl	8000e0c <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	4a15      	ldr	r2, [pc, #84]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d904      	bls.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80029b6:	2313      	movs	r3, #19
 80029b8:	18fb      	adds	r3, r7, r3
 80029ba:	2203      	movs	r2, #3
 80029bc:	701a      	strb	r2, [r3, #0]
            break;
 80029be:	e004      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c4:	2202      	movs	r2, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	d0ed      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80029ca:	2313      	movs	r3, #19
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029d4:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	4a09      	ldr	r2, [pc, #36]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80029da:	4013      	ands	r3, r2
 80029dc:	0019      	movs	r1, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e2:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029e4:	430a      	orrs	r2, r1
 80029e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80029e8:	e016      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029ea:	2312      	movs	r3, #18
 80029ec:	18fb      	adds	r3, r7, r3
 80029ee:	2213      	movs	r2, #19
 80029f0:	18ba      	adds	r2, r7, r2
 80029f2:	7812      	ldrb	r2, [r2, #0]
 80029f4:	701a      	strb	r2, [r3, #0]
 80029f6:	e00f      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40007000 	.word	0x40007000
 8002a00:	fffffcff 	.word	0xfffffcff
 8002a04:	fffeffff 	.word	0xfffeffff
 8002a08:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a0c:	2312      	movs	r3, #18
 8002a0e:	18fb      	adds	r3, r7, r3
 8002a10:	2213      	movs	r2, #19
 8002a12:	18ba      	adds	r2, r7, r2
 8002a14:	7812      	ldrb	r2, [r2, #0]
 8002a16:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a18:	2311      	movs	r3, #17
 8002a1a:	18fb      	adds	r3, r7, r3
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d105      	bne.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a22:	4bb6      	ldr	r3, [pc, #728]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a26:	4bb5      	ldr	r3, [pc, #724]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a28:	49b5      	ldr	r1, [pc, #724]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8002a2a:	400a      	ands	r2, r1
 8002a2c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2201      	movs	r2, #1
 8002a34:	4013      	ands	r3, r2
 8002a36:	d009      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a38:	4bb0      	ldr	r3, [pc, #704]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	4393      	bics	r3, r2
 8002a40:	0019      	movs	r1, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	4bad      	ldr	r3, [pc, #692]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2202      	movs	r2, #2
 8002a52:	4013      	ands	r3, r2
 8002a54:	d009      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a56:	4ba9      	ldr	r3, [pc, #676]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5a:	220c      	movs	r2, #12
 8002a5c:	4393      	bics	r3, r2
 8002a5e:	0019      	movs	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	4ba5      	ldr	r3, [pc, #660]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a66:	430a      	orrs	r2, r1
 8002a68:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	4013      	ands	r3, r2
 8002a72:	d009      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a74:	4ba1      	ldr	r3, [pc, #644]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a78:	2230      	movs	r2, #48	; 0x30
 8002a7a:	4393      	bics	r3, r2
 8002a7c:	0019      	movs	r1, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68da      	ldr	r2, [r3, #12]
 8002a82:	4b9e      	ldr	r3, [pc, #632]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a84:	430a      	orrs	r2, r1
 8002a86:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d009      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a92:	4b9a      	ldr	r3, [pc, #616]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a96:	4a9b      	ldr	r2, [pc, #620]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691a      	ldr	r2, [r3, #16]
 8002aa0:	4b96      	ldr	r3, [pc, #600]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	015b      	lsls	r3, r3, #5
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d009      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8002ab2:	4b92      	ldr	r3, [pc, #584]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab6:	4a94      	ldr	r2, [pc, #592]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	4b8e      	ldr	r3, [pc, #568]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d009      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ad2:	4b8a      	ldr	r3, [pc, #552]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad6:	4a8d      	ldr	r2, [pc, #564]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ae0:	4b86      	ldr	r3, [pc, #536]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	2380      	movs	r3, #128	; 0x80
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	4013      	ands	r3, r2
 8002af0:	d009      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002af2:	4b82      	ldr	r3, [pc, #520]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af6:	4a86      	ldr	r2, [pc, #536]	; (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b00:	4b7e      	ldr	r3, [pc, #504]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d009      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b10:	4b7a      	ldr	r3, [pc, #488]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b14:	4a7f      	ldr	r2, [pc, #508]	; (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002b16:	4013      	ands	r3, r2
 8002b18:	0019      	movs	r1, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699a      	ldr	r2, [r3, #24]
 8002b1e:	4b77      	ldr	r3, [pc, #476]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b20:	430a      	orrs	r2, r1
 8002b22:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2240      	movs	r2, #64	; 0x40
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b2e:	4b73      	ldr	r3, [pc, #460]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b32:	4a79      	ldr	r2, [pc, #484]	; (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	69da      	ldr	r2, [r3, #28]
 8002b3c:	4b6f      	ldr	r3, [pc, #444]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	2380      	movs	r3, #128	; 0x80
 8002b48:	01db      	lsls	r3, r3, #7
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d015      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b4e:	4b6b      	ldr	r3, [pc, #428]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	0899      	lsrs	r1, r3, #2
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b5a:	4b68      	ldr	r3, [pc, #416]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	05db      	lsls	r3, r3, #23
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002b6c:	4b63      	ldr	r3, [pc, #396]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	4b62      	ldr	r3, [pc, #392]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b72:	2180      	movs	r1, #128	; 0x80
 8002b74:	0249      	lsls	r1, r1, #9
 8002b76:	430a      	orrs	r2, r1
 8002b78:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	031b      	lsls	r3, r3, #12
 8002b82:	4013      	ands	r3, r2
 8002b84:	d009      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002b86:	4b5d      	ldr	r3, [pc, #372]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8a:	2240      	movs	r2, #64	; 0x40
 8002b8c:	4393      	bics	r3, r2
 8002b8e:	0019      	movs	r1, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b94:	4b59      	ldr	r3, [pc, #356]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b96:	430a      	orrs	r2, r1
 8002b98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	039b      	lsls	r3, r3, #14
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d016      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ba6:	4b55      	ldr	r3, [pc, #340]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002baa:	4a5c      	ldr	r2, [pc, #368]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	0019      	movs	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb4:	4b51      	ldr	r3, [pc, #324]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	03db      	lsls	r3, r3, #15
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d106      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002bc6:	4b4d      	ldr	r3, [pc, #308]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	4b4c      	ldr	r3, [pc, #304]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bcc:	2180      	movs	r1, #128	; 0x80
 8002bce:	0449      	lsls	r1, r1, #17
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	; 0x80
 8002bda:	03db      	lsls	r3, r3, #15
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d016      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002be0:	4b46      	ldr	r3, [pc, #280]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be4:	4a4e      	ldr	r2, [pc, #312]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	0019      	movs	r1, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bee:	4b43      	ldr	r3, [pc, #268]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bf8:	2380      	movs	r3, #128	; 0x80
 8002bfa:	045b      	lsls	r3, r3, #17
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d106      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c00:	4b3e      	ldr	r3, [pc, #248]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c02:	68da      	ldr	r2, [r3, #12]
 8002c04:	4b3d      	ldr	r3, [pc, #244]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c06:	2180      	movs	r1, #128	; 0x80
 8002c08:	0449      	lsls	r1, r1, #17
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	2380      	movs	r3, #128	; 0x80
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	4013      	ands	r3, r2
 8002c18:	d014      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002c1a:	4b38      	ldr	r3, [pc, #224]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1e:	2203      	movs	r2, #3
 8002c20:	4393      	bics	r3, r2
 8002c22:	0019      	movs	r1, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a1a      	ldr	r2, [r3, #32]
 8002c28:	4b34      	ldr	r3, [pc, #208]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d106      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c36:	4b31      	ldr	r3, [pc, #196]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	4b30      	ldr	r3, [pc, #192]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c3c:	2180      	movs	r1, #128	; 0x80
 8002c3e:	0249      	lsls	r1, r1, #9
 8002c40:	430a      	orrs	r2, r1
 8002c42:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	2380      	movs	r3, #128	; 0x80
 8002c4a:	019b      	lsls	r3, r3, #6
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d014      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002c50:	4b2a      	ldr	r3, [pc, #168]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c54:	220c      	movs	r2, #12
 8002c56:	4393      	bics	r3, r2
 8002c58:	0019      	movs	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c5e:	4b27      	ldr	r3, [pc, #156]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c60:	430a      	orrs	r2, r1
 8002c62:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d106      	bne.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c6c:	4b23      	ldr	r3, [pc, #140]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c72:	2180      	movs	r1, #128	; 0x80
 8002c74:	0249      	lsls	r1, r1, #9
 8002c76:	430a      	orrs	r2, r1
 8002c78:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	045b      	lsls	r3, r3, #17
 8002c82:	4013      	ands	r3, r2
 8002c84:	d016      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c86:	4b1d      	ldr	r3, [pc, #116]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8a:	4a22      	ldr	r2, [pc, #136]	; (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	0019      	movs	r1, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c94:	4b19      	ldr	r3, [pc, #100]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c96:	430a      	orrs	r2, r1
 8002c98:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9e:	2380      	movs	r3, #128	; 0x80
 8002ca0:	019b      	lsls	r3, r3, #6
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d106      	bne.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002ca6:	4b15      	ldr	r3, [pc, #84]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	4b14      	ldr	r3, [pc, #80]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cac:	2180      	movs	r1, #128	; 0x80
 8002cae:	0449      	lsls	r1, r1, #17
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	2380      	movs	r3, #128	; 0x80
 8002cba:	049b      	lsls	r3, r3, #18
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	d016      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002cc0:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc4:	4a10      	ldr	r2, [pc, #64]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	0019      	movs	r1, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002cce:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002cd8:	2380      	movs	r3, #128	; 0x80
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d106      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002ce0:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ce6:	2180      	movs	r1, #128	; 0x80
 8002ce8:	0449      	lsls	r1, r1, #17
 8002cea:	430a      	orrs	r2, r1
 8002cec:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002cee:	2312      	movs	r3, #18
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	781b      	ldrb	r3, [r3, #0]
}
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b006      	add	sp, #24
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	efffffff 	.word	0xefffffff
 8002d04:	fffff3ff 	.word	0xfffff3ff
 8002d08:	fffffcff 	.word	0xfffffcff
 8002d0c:	fff3ffff 	.word	0xfff3ffff
 8002d10:	ffcfffff 	.word	0xffcfffff
 8002d14:	ffffcfff 	.word	0xffffcfff
 8002d18:	ffff3fff 	.word	0xffff3fff
 8002d1c:	ffbfffff 	.word	0xffbfffff
 8002d20:	feffffff 	.word	0xfeffffff

08002d24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e04a      	b.n	8002dcc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	223d      	movs	r2, #61	; 0x3d
 8002d3a:	5c9b      	ldrb	r3, [r3, r2]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d107      	bne.n	8002d52 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	223c      	movs	r2, #60	; 0x3c
 8002d46:	2100      	movs	r1, #0
 8002d48:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f7fd fee3 	bl	8000b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	223d      	movs	r2, #61	; 0x3d
 8002d56:	2102      	movs	r1, #2
 8002d58:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3304      	adds	r3, #4
 8002d62:	0019      	movs	r1, r3
 8002d64:	0010      	movs	r0, r2
 8002d66:	f000 fb5b 	bl	8003420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2248      	movs	r2, #72	; 0x48
 8002d6e:	2101      	movs	r1, #1
 8002d70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	223e      	movs	r2, #62	; 0x3e
 8002d76:	2101      	movs	r1, #1
 8002d78:	5499      	strb	r1, [r3, r2]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	223f      	movs	r2, #63	; 0x3f
 8002d7e:	2101      	movs	r1, #1
 8002d80:	5499      	strb	r1, [r3, r2]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2240      	movs	r2, #64	; 0x40
 8002d86:	2101      	movs	r1, #1
 8002d88:	5499      	strb	r1, [r3, r2]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2241      	movs	r2, #65	; 0x41
 8002d8e:	2101      	movs	r1, #1
 8002d90:	5499      	strb	r1, [r3, r2]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2242      	movs	r2, #66	; 0x42
 8002d96:	2101      	movs	r1, #1
 8002d98:	5499      	strb	r1, [r3, r2]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2243      	movs	r2, #67	; 0x43
 8002d9e:	2101      	movs	r1, #1
 8002da0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2244      	movs	r2, #68	; 0x44
 8002da6:	2101      	movs	r1, #1
 8002da8:	5499      	strb	r1, [r3, r2]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2245      	movs	r2, #69	; 0x45
 8002dae:	2101      	movs	r1, #1
 8002db0:	5499      	strb	r1, [r3, r2]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2246      	movs	r2, #70	; 0x46
 8002db6:	2101      	movs	r1, #1
 8002db8:	5499      	strb	r1, [r3, r2]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2247      	movs	r2, #71	; 0x47
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	223d      	movs	r2, #61	; 0x3d
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	0018      	movs	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b002      	add	sp, #8
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e04a      	b.n	8002e7c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	223d      	movs	r2, #61	; 0x3d
 8002dea:	5c9b      	ldrb	r3, [r3, r2]
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d107      	bne.n	8002e02 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	223c      	movs	r2, #60	; 0x3c
 8002df6:	2100      	movs	r1, #0
 8002df8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f000 f841 	bl	8002e84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	223d      	movs	r2, #61	; 0x3d
 8002e06:	2102      	movs	r1, #2
 8002e08:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3304      	adds	r3, #4
 8002e12:	0019      	movs	r1, r3
 8002e14:	0010      	movs	r0, r2
 8002e16:	f000 fb03 	bl	8003420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2248      	movs	r2, #72	; 0x48
 8002e1e:	2101      	movs	r1, #1
 8002e20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	223e      	movs	r2, #62	; 0x3e
 8002e26:	2101      	movs	r1, #1
 8002e28:	5499      	strb	r1, [r3, r2]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	223f      	movs	r2, #63	; 0x3f
 8002e2e:	2101      	movs	r1, #1
 8002e30:	5499      	strb	r1, [r3, r2]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2240      	movs	r2, #64	; 0x40
 8002e36:	2101      	movs	r1, #1
 8002e38:	5499      	strb	r1, [r3, r2]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2241      	movs	r2, #65	; 0x41
 8002e3e:	2101      	movs	r1, #1
 8002e40:	5499      	strb	r1, [r3, r2]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2242      	movs	r2, #66	; 0x42
 8002e46:	2101      	movs	r1, #1
 8002e48:	5499      	strb	r1, [r3, r2]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2243      	movs	r2, #67	; 0x43
 8002e4e:	2101      	movs	r1, #1
 8002e50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2244      	movs	r2, #68	; 0x44
 8002e56:	2101      	movs	r1, #1
 8002e58:	5499      	strb	r1, [r3, r2]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2245      	movs	r2, #69	; 0x45
 8002e5e:	2101      	movs	r1, #1
 8002e60:	5499      	strb	r1, [r3, r2]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2246      	movs	r2, #70	; 0x46
 8002e66:	2101      	movs	r1, #1
 8002e68:	5499      	strb	r1, [r3, r2]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2247      	movs	r2, #71	; 0x47
 8002e6e:	2101      	movs	r1, #1
 8002e70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	223d      	movs	r2, #61	; 0x3d
 8002e76:	2101      	movs	r1, #1
 8002e78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	b002      	add	sp, #8
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b002      	add	sp, #8
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d108      	bne.n	8002eb6 <HAL_TIM_PWM_Start+0x22>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	223e      	movs	r2, #62	; 0x3e
 8002ea8:	5c9b      	ldrb	r3, [r3, r2]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	1e5a      	subs	r2, r3, #1
 8002eb0:	4193      	sbcs	r3, r2
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	e037      	b.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	d108      	bne.n	8002ece <HAL_TIM_PWM_Start+0x3a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	223f      	movs	r2, #63	; 0x3f
 8002ec0:	5c9b      	ldrb	r3, [r3, r2]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	1e5a      	subs	r2, r3, #1
 8002ec8:	4193      	sbcs	r3, r2
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	e02b      	b.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d108      	bne.n	8002ee6 <HAL_TIM_PWM_Start+0x52>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2240      	movs	r2, #64	; 0x40
 8002ed8:	5c9b      	ldrb	r3, [r3, r2]
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	3b01      	subs	r3, #1
 8002ede:	1e5a      	subs	r2, r3, #1
 8002ee0:	4193      	sbcs	r3, r2
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	e01f      	b.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	2b0c      	cmp	r3, #12
 8002eea:	d108      	bne.n	8002efe <HAL_TIM_PWM_Start+0x6a>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2241      	movs	r2, #65	; 0x41
 8002ef0:	5c9b      	ldrb	r3, [r3, r2]
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	1e5a      	subs	r2, r3, #1
 8002ef8:	4193      	sbcs	r3, r2
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	e013      	b.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b10      	cmp	r3, #16
 8002f02:	d108      	bne.n	8002f16 <HAL_TIM_PWM_Start+0x82>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2242      	movs	r2, #66	; 0x42
 8002f08:	5c9b      	ldrb	r3, [r3, r2]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	1e5a      	subs	r2, r3, #1
 8002f10:	4193      	sbcs	r3, r2
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	e007      	b.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2243      	movs	r2, #67	; 0x43
 8002f1a:	5c9b      	ldrb	r3, [r3, r2]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	1e5a      	subs	r2, r3, #1
 8002f22:	4193      	sbcs	r3, r2
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e090      	b.n	8003050 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d104      	bne.n	8002f3e <HAL_TIM_PWM_Start+0xaa>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	223e      	movs	r2, #62	; 0x3e
 8002f38:	2102      	movs	r1, #2
 8002f3a:	5499      	strb	r1, [r3, r2]
 8002f3c:	e023      	b.n	8002f86 <HAL_TIM_PWM_Start+0xf2>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d104      	bne.n	8002f4e <HAL_TIM_PWM_Start+0xba>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	223f      	movs	r2, #63	; 0x3f
 8002f48:	2102      	movs	r1, #2
 8002f4a:	5499      	strb	r1, [r3, r2]
 8002f4c:	e01b      	b.n	8002f86 <HAL_TIM_PWM_Start+0xf2>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d104      	bne.n	8002f5e <HAL_TIM_PWM_Start+0xca>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2240      	movs	r2, #64	; 0x40
 8002f58:	2102      	movs	r1, #2
 8002f5a:	5499      	strb	r1, [r3, r2]
 8002f5c:	e013      	b.n	8002f86 <HAL_TIM_PWM_Start+0xf2>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b0c      	cmp	r3, #12
 8002f62:	d104      	bne.n	8002f6e <HAL_TIM_PWM_Start+0xda>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2241      	movs	r2, #65	; 0x41
 8002f68:	2102      	movs	r1, #2
 8002f6a:	5499      	strb	r1, [r3, r2]
 8002f6c:	e00b      	b.n	8002f86 <HAL_TIM_PWM_Start+0xf2>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b10      	cmp	r3, #16
 8002f72:	d104      	bne.n	8002f7e <HAL_TIM_PWM_Start+0xea>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2242      	movs	r2, #66	; 0x42
 8002f78:	2102      	movs	r1, #2
 8002f7a:	5499      	strb	r1, [r3, r2]
 8002f7c:	e003      	b.n	8002f86 <HAL_TIM_PWM_Start+0xf2>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2243      	movs	r2, #67	; 0x43
 8002f82:	2102      	movs	r1, #2
 8002f84:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6839      	ldr	r1, [r7, #0]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f000 fe30 	bl	8003bf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a2f      	ldr	r2, [pc, #188]	; (8003058 <HAL_TIM_PWM_Start+0x1c4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d00e      	beq.n	8002fbc <HAL_TIM_PWM_Start+0x128>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a2e      	ldr	r2, [pc, #184]	; (800305c <HAL_TIM_PWM_Start+0x1c8>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d009      	beq.n	8002fbc <HAL_TIM_PWM_Start+0x128>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a2c      	ldr	r2, [pc, #176]	; (8003060 <HAL_TIM_PWM_Start+0x1cc>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d004      	beq.n	8002fbc <HAL_TIM_PWM_Start+0x128>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a2b      	ldr	r2, [pc, #172]	; (8003064 <HAL_TIM_PWM_Start+0x1d0>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <HAL_TIM_PWM_Start+0x12c>
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_TIM_PWM_Start+0x12e>
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d008      	beq.n	8002fd8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2180      	movs	r1, #128	; 0x80
 8002fd2:	0209      	lsls	r1, r1, #8
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a1e      	ldr	r2, [pc, #120]	; (8003058 <HAL_TIM_PWM_Start+0x1c4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d014      	beq.n	800300c <HAL_TIM_PWM_Start+0x178>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	2380      	movs	r3, #128	; 0x80
 8002fe8:	05db      	lsls	r3, r3, #23
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d00e      	beq.n	800300c <HAL_TIM_PWM_Start+0x178>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a1d      	ldr	r2, [pc, #116]	; (8003068 <HAL_TIM_PWM_Start+0x1d4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d009      	beq.n	800300c <HAL_TIM_PWM_Start+0x178>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1b      	ldr	r2, [pc, #108]	; (800306c <HAL_TIM_PWM_Start+0x1d8>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d004      	beq.n	800300c <HAL_TIM_PWM_Start+0x178>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a15      	ldr	r2, [pc, #84]	; (800305c <HAL_TIM_PWM_Start+0x1c8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d116      	bne.n	800303a <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	4a17      	ldr	r2, [pc, #92]	; (8003070 <HAL_TIM_PWM_Start+0x1dc>)
 8003014:	4013      	ands	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b06      	cmp	r3, #6
 800301c:	d016      	beq.n	800304c <HAL_TIM_PWM_Start+0x1b8>
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	2380      	movs	r3, #128	; 0x80
 8003022:	025b      	lsls	r3, r3, #9
 8003024:	429a      	cmp	r2, r3
 8003026:	d011      	beq.n	800304c <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2101      	movs	r1, #1
 8003034:	430a      	orrs	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003038:	e008      	b.n	800304c <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2101      	movs	r1, #1
 8003046:	430a      	orrs	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	e000      	b.n	800304e <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800304c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	0018      	movs	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	b004      	add	sp, #16
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40012c00 	.word	0x40012c00
 800305c:	40014000 	.word	0x40014000
 8003060:	40014400 	.word	0x40014400
 8003064:	40014800 	.word	0x40014800
 8003068:	40000400 	.word	0x40000400
 800306c:	40000800 	.word	0x40000800
 8003070:	00010007 	.word	0x00010007

08003074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003080:	2317      	movs	r3, #23
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	2200      	movs	r2, #0
 8003086:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	223c      	movs	r2, #60	; 0x3c
 800308c:	5c9b      	ldrb	r3, [r3, r2]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d101      	bne.n	8003096 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003092:	2302      	movs	r3, #2
 8003094:	e0e5      	b.n	8003262 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	223c      	movs	r2, #60	; 0x3c
 800309a:	2101      	movs	r1, #1
 800309c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b14      	cmp	r3, #20
 80030a2:	d900      	bls.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80030a4:	e0d1      	b.n	800324a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	009a      	lsls	r2, r3, #2
 80030aa:	4b70      	ldr	r3, [pc, #448]	; (800326c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80030ac:	18d3      	adds	r3, r2, r3
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	0011      	movs	r1, r2
 80030ba:	0018      	movs	r0, r3
 80030bc:	f000 fa3a 	bl	8003534 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	699a      	ldr	r2, [r3, #24]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2108      	movs	r1, #8
 80030cc:	430a      	orrs	r2, r1
 80030ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699a      	ldr	r2, [r3, #24]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2104      	movs	r1, #4
 80030dc:	438a      	bics	r2, r1
 80030de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6999      	ldr	r1, [r3, #24]
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	691a      	ldr	r2, [r3, #16]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	619a      	str	r2, [r3, #24]
      break;
 80030f2:	e0af      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	0011      	movs	r1, r2
 80030fc:	0018      	movs	r0, r3
 80030fe:	f000 faa3 	bl	8003648 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699a      	ldr	r2, [r3, #24]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2180      	movs	r1, #128	; 0x80
 800310e:	0109      	lsls	r1, r1, #4
 8003110:	430a      	orrs	r2, r1
 8003112:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4954      	ldr	r1, [pc, #336]	; (8003270 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003120:	400a      	ands	r2, r1
 8003122:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6999      	ldr	r1, [r3, #24]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	021a      	lsls	r2, r3, #8
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	619a      	str	r2, [r3, #24]
      break;
 8003138:	e08c      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	0011      	movs	r1, r2
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fb04 	bl	8003750 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	69da      	ldr	r2, [r3, #28]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2108      	movs	r1, #8
 8003154:	430a      	orrs	r2, r1
 8003156:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	69da      	ldr	r2, [r3, #28]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2104      	movs	r1, #4
 8003164:	438a      	bics	r2, r1
 8003166:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	69d9      	ldr	r1, [r3, #28]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	430a      	orrs	r2, r1
 8003178:	61da      	str	r2, [r3, #28]
      break;
 800317a:	e06b      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	0011      	movs	r1, r2
 8003184:	0018      	movs	r0, r3
 8003186:	f000 fb6b 	bl	8003860 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	69da      	ldr	r2, [r3, #28]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2180      	movs	r1, #128	; 0x80
 8003196:	0109      	lsls	r1, r1, #4
 8003198:	430a      	orrs	r2, r1
 800319a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	69da      	ldr	r2, [r3, #28]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4932      	ldr	r1, [pc, #200]	; (8003270 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80031a8:	400a      	ands	r2, r1
 80031aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	69d9      	ldr	r1, [r3, #28]
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	021a      	lsls	r2, r3, #8
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	61da      	str	r2, [r3, #28]
      break;
 80031c0:	e048      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	0011      	movs	r1, r2
 80031ca:	0018      	movs	r0, r3
 80031cc:	f000 fbb2 	bl	8003934 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2108      	movs	r1, #8
 80031dc:	430a      	orrs	r2, r1
 80031de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2104      	movs	r1, #4
 80031ec:	438a      	bics	r2, r1
 80031ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	691a      	ldr	r2, [r3, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003202:	e027      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	0011      	movs	r1, r2
 800320c:	0018      	movs	r0, r3
 800320e:	f000 fbf1 	bl	80039f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	0109      	lsls	r1, r1, #4
 8003220:	430a      	orrs	r2, r1
 8003222:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4910      	ldr	r1, [pc, #64]	; (8003270 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003230:	400a      	ands	r2, r1
 8003232:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	021a      	lsls	r2, r3, #8
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003248:	e004      	b.n	8003254 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800324a:	2317      	movs	r3, #23
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	2201      	movs	r2, #1
 8003250:	701a      	strb	r2, [r3, #0]
      break;
 8003252:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	223c      	movs	r2, #60	; 0x3c
 8003258:	2100      	movs	r1, #0
 800325a:	5499      	strb	r1, [r3, r2]

  return status;
 800325c:	2317      	movs	r3, #23
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	781b      	ldrb	r3, [r3, #0]
}
 8003262:	0018      	movs	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	b006      	add	sp, #24
 8003268:	bd80      	pop	{r7, pc}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	08004b18 	.word	0x08004b18
 8003270:	fffffbff 	.word	0xfffffbff

08003274 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800327e:	230f      	movs	r3, #15
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2200      	movs	r2, #0
 8003284:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	223c      	movs	r2, #60	; 0x3c
 800328a:	5c9b      	ldrb	r3, [r3, r2]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_TIM_ConfigClockSource+0x20>
 8003290:	2302      	movs	r3, #2
 8003292:	e0bc      	b.n	800340e <HAL_TIM_ConfigClockSource+0x19a>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	223c      	movs	r2, #60	; 0x3c
 8003298:	2101      	movs	r1, #1
 800329a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	223d      	movs	r2, #61	; 0x3d
 80032a0:	2102      	movs	r1, #2
 80032a2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	4a5a      	ldr	r2, [pc, #360]	; (8003418 <HAL_TIM_ConfigClockSource+0x1a4>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	4a59      	ldr	r2, [pc, #356]	; (800341c <HAL_TIM_ConfigClockSource+0x1a8>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2280      	movs	r2, #128	; 0x80
 80032ca:	0192      	lsls	r2, r2, #6
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d040      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0xde>
 80032d0:	2280      	movs	r2, #128	; 0x80
 80032d2:	0192      	lsls	r2, r2, #6
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d900      	bls.n	80032da <HAL_TIM_ConfigClockSource+0x66>
 80032d8:	e088      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 80032da:	2280      	movs	r2, #128	; 0x80
 80032dc:	0152      	lsls	r2, r2, #5
 80032de:	4293      	cmp	r3, r2
 80032e0:	d100      	bne.n	80032e4 <HAL_TIM_ConfigClockSource+0x70>
 80032e2:	e088      	b.n	80033f6 <HAL_TIM_ConfigClockSource+0x182>
 80032e4:	2280      	movs	r2, #128	; 0x80
 80032e6:	0152      	lsls	r2, r2, #5
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d900      	bls.n	80032ee <HAL_TIM_ConfigClockSource+0x7a>
 80032ec:	e07e      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 80032ee:	2b70      	cmp	r3, #112	; 0x70
 80032f0:	d018      	beq.n	8003324 <HAL_TIM_ConfigClockSource+0xb0>
 80032f2:	d900      	bls.n	80032f6 <HAL_TIM_ConfigClockSource+0x82>
 80032f4:	e07a      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 80032f6:	2b60      	cmp	r3, #96	; 0x60
 80032f8:	d04f      	beq.n	800339a <HAL_TIM_ConfigClockSource+0x126>
 80032fa:	d900      	bls.n	80032fe <HAL_TIM_ConfigClockSource+0x8a>
 80032fc:	e076      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 80032fe:	2b50      	cmp	r3, #80	; 0x50
 8003300:	d03b      	beq.n	800337a <HAL_TIM_ConfigClockSource+0x106>
 8003302:	d900      	bls.n	8003306 <HAL_TIM_ConfigClockSource+0x92>
 8003304:	e072      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 8003306:	2b40      	cmp	r3, #64	; 0x40
 8003308:	d057      	beq.n	80033ba <HAL_TIM_ConfigClockSource+0x146>
 800330a:	d900      	bls.n	800330e <HAL_TIM_ConfigClockSource+0x9a>
 800330c:	e06e      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 800330e:	2b30      	cmp	r3, #48	; 0x30
 8003310:	d063      	beq.n	80033da <HAL_TIM_ConfigClockSource+0x166>
 8003312:	d86b      	bhi.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 8003314:	2b20      	cmp	r3, #32
 8003316:	d060      	beq.n	80033da <HAL_TIM_ConfigClockSource+0x166>
 8003318:	d868      	bhi.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
 800331a:	2b00      	cmp	r3, #0
 800331c:	d05d      	beq.n	80033da <HAL_TIM_ConfigClockSource+0x166>
 800331e:	2b10      	cmp	r3, #16
 8003320:	d05b      	beq.n	80033da <HAL_TIM_ConfigClockSource+0x166>
 8003322:	e063      	b.n	80033ec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003334:	f000 fc3e 	bl	8003bb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2277      	movs	r2, #119	; 0x77
 8003344:	4313      	orrs	r3, r2
 8003346:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	609a      	str	r2, [r3, #8]
      break;
 8003350:	e052      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003362:	f000 fc27 	bl	8003bb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2180      	movs	r1, #128	; 0x80
 8003372:	01c9      	lsls	r1, r1, #7
 8003374:	430a      	orrs	r2, r1
 8003376:	609a      	str	r2, [r3, #8]
      break;
 8003378:	e03e      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003386:	001a      	movs	r2, r3
 8003388:	f000 fb98 	bl	8003abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2150      	movs	r1, #80	; 0x50
 8003392:	0018      	movs	r0, r3
 8003394:	f000 fbf2 	bl	8003b7c <TIM_ITRx_SetConfig>
      break;
 8003398:	e02e      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033a6:	001a      	movs	r2, r3
 80033a8:	f000 fbb6 	bl	8003b18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2160      	movs	r1, #96	; 0x60
 80033b2:	0018      	movs	r0, r3
 80033b4:	f000 fbe2 	bl	8003b7c <TIM_ITRx_SetConfig>
      break;
 80033b8:	e01e      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033c6:	001a      	movs	r2, r3
 80033c8:	f000 fb78 	bl	8003abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2140      	movs	r1, #64	; 0x40
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 fbd2 	bl	8003b7c <TIM_ITRx_SetConfig>
      break;
 80033d8:	e00e      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0019      	movs	r1, r3
 80033e4:	0010      	movs	r0, r2
 80033e6:	f000 fbc9 	bl	8003b7c <TIM_ITRx_SetConfig>
      break;
 80033ea:	e005      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80033ec:	230f      	movs	r3, #15
 80033ee:	18fb      	adds	r3, r7, r3
 80033f0:	2201      	movs	r2, #1
 80033f2:	701a      	strb	r2, [r3, #0]
      break;
 80033f4:	e000      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80033f6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	223d      	movs	r2, #61	; 0x3d
 80033fc:	2101      	movs	r1, #1
 80033fe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	223c      	movs	r2, #60	; 0x3c
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]

  return status;
 8003408:	230f      	movs	r3, #15
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	781b      	ldrb	r3, [r3, #0]
}
 800340e:	0018      	movs	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	b004      	add	sp, #16
 8003414:	bd80      	pop	{r7, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	ffceff88 	.word	0xffceff88
 800341c:	ffff00ff 	.word	0xffff00ff

08003420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a38      	ldr	r2, [pc, #224]	; (8003514 <TIM_Base_SetConfig+0xf4>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d00c      	beq.n	8003452 <TIM_Base_SetConfig+0x32>
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	2380      	movs	r3, #128	; 0x80
 800343c:	05db      	lsls	r3, r3, #23
 800343e:	429a      	cmp	r2, r3
 8003440:	d007      	beq.n	8003452 <TIM_Base_SetConfig+0x32>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a34      	ldr	r2, [pc, #208]	; (8003518 <TIM_Base_SetConfig+0xf8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d003      	beq.n	8003452 <TIM_Base_SetConfig+0x32>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a33      	ldr	r2, [pc, #204]	; (800351c <TIM_Base_SetConfig+0xfc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d108      	bne.n	8003464 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2270      	movs	r2, #112	; 0x70
 8003456:	4393      	bics	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	4313      	orrs	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a2b      	ldr	r2, [pc, #172]	; (8003514 <TIM_Base_SetConfig+0xf4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d01c      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	2380      	movs	r3, #128	; 0x80
 8003470:	05db      	lsls	r3, r3, #23
 8003472:	429a      	cmp	r2, r3
 8003474:	d017      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a27      	ldr	r2, [pc, #156]	; (8003518 <TIM_Base_SetConfig+0xf8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d013      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a26      	ldr	r2, [pc, #152]	; (800351c <TIM_Base_SetConfig+0xfc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00f      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a25      	ldr	r2, [pc, #148]	; (8003520 <TIM_Base_SetConfig+0x100>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00b      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a24      	ldr	r2, [pc, #144]	; (8003524 <TIM_Base_SetConfig+0x104>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d007      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a23      	ldr	r2, [pc, #140]	; (8003528 <TIM_Base_SetConfig+0x108>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d003      	beq.n	80034a6 <TIM_Base_SetConfig+0x86>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a22      	ldr	r2, [pc, #136]	; (800352c <TIM_Base_SetConfig+0x10c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d108      	bne.n	80034b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4a21      	ldr	r2, [pc, #132]	; (8003530 <TIM_Base_SetConfig+0x110>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2280      	movs	r2, #128	; 0x80
 80034bc:	4393      	bics	r3, r2
 80034be:	001a      	movs	r2, r3
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <TIM_Base_SetConfig+0xf4>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00b      	beq.n	80034fe <TIM_Base_SetConfig+0xde>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a0e      	ldr	r2, [pc, #56]	; (8003524 <TIM_Base_SetConfig+0x104>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d007      	beq.n	80034fe <TIM_Base_SetConfig+0xde>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a0d      	ldr	r2, [pc, #52]	; (8003528 <TIM_Base_SetConfig+0x108>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d003      	beq.n	80034fe <TIM_Base_SetConfig+0xde>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a0c      	ldr	r2, [pc, #48]	; (800352c <TIM_Base_SetConfig+0x10c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d103      	bne.n	8003506 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	615a      	str	r2, [r3, #20]
}
 800350c:	46c0      	nop			; (mov r8, r8)
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40012c00 	.word	0x40012c00
 8003518:	40000400 	.word	0x40000400
 800351c:	40000800 	.word	0x40000800
 8003520:	40002000 	.word	0x40002000
 8003524:	40014000 	.word	0x40014000
 8003528:	40014400 	.word	0x40014400
 800352c:	40014800 	.word	0x40014800
 8003530:	fffffcff 	.word	0xfffffcff

08003534 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	2201      	movs	r2, #1
 8003544:	4393      	bics	r3, r2
 8003546:	001a      	movs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4a32      	ldr	r2, [pc, #200]	; (800362c <TIM_OC1_SetConfig+0xf8>)
 8003562:	4013      	ands	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2203      	movs	r2, #3
 800356a:	4393      	bics	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	4313      	orrs	r3, r2
 8003576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	2202      	movs	r2, #2
 800357c:	4393      	bics	r3, r2
 800357e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a28      	ldr	r2, [pc, #160]	; (8003630 <TIM_OC1_SetConfig+0xfc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d00b      	beq.n	80035aa <TIM_OC1_SetConfig+0x76>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a27      	ldr	r2, [pc, #156]	; (8003634 <TIM_OC1_SetConfig+0x100>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d007      	beq.n	80035aa <TIM_OC1_SetConfig+0x76>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a26      	ldr	r2, [pc, #152]	; (8003638 <TIM_OC1_SetConfig+0x104>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d003      	beq.n	80035aa <TIM_OC1_SetConfig+0x76>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a25      	ldr	r2, [pc, #148]	; (800363c <TIM_OC1_SetConfig+0x108>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d10c      	bne.n	80035c4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2208      	movs	r2, #8
 80035ae:	4393      	bics	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	2204      	movs	r2, #4
 80035c0:	4393      	bics	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a1a      	ldr	r2, [pc, #104]	; (8003630 <TIM_OC1_SetConfig+0xfc>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d00b      	beq.n	80035e4 <TIM_OC1_SetConfig+0xb0>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a19      	ldr	r2, [pc, #100]	; (8003634 <TIM_OC1_SetConfig+0x100>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d007      	beq.n	80035e4 <TIM_OC1_SetConfig+0xb0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a18      	ldr	r2, [pc, #96]	; (8003638 <TIM_OC1_SetConfig+0x104>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d003      	beq.n	80035e4 <TIM_OC1_SetConfig+0xb0>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a17      	ldr	r2, [pc, #92]	; (800363c <TIM_OC1_SetConfig+0x108>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d111      	bne.n	8003608 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4a16      	ldr	r2, [pc, #88]	; (8003640 <TIM_OC1_SetConfig+0x10c>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4a15      	ldr	r2, [pc, #84]	; (8003644 <TIM_OC1_SetConfig+0x110>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	621a      	str	r2, [r3, #32]
}
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	46bd      	mov	sp, r7
 8003626:	b006      	add	sp, #24
 8003628:	bd80      	pop	{r7, pc}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	fffeff8f 	.word	0xfffeff8f
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40014000 	.word	0x40014000
 8003638:	40014400 	.word	0x40014400
 800363c:	40014800 	.word	0x40014800
 8003640:	fffffeff 	.word	0xfffffeff
 8003644:	fffffdff 	.word	0xfffffdff

08003648 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	2210      	movs	r2, #16
 8003658:	4393      	bics	r3, r2
 800365a:	001a      	movs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	4a2e      	ldr	r2, [pc, #184]	; (8003730 <TIM_OC2_SetConfig+0xe8>)
 8003676:	4013      	ands	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	4a2d      	ldr	r2, [pc, #180]	; (8003734 <TIM_OC2_SetConfig+0xec>)
 800367e:	4013      	ands	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	021b      	lsls	r3, r3, #8
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2220      	movs	r2, #32
 8003692:	4393      	bics	r3, r2
 8003694:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a24      	ldr	r2, [pc, #144]	; (8003738 <TIM_OC2_SetConfig+0xf0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d10d      	bne.n	80036c6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2280      	movs	r2, #128	; 0x80
 80036ae:	4393      	bics	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	011b      	lsls	r3, r3, #4
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	2240      	movs	r2, #64	; 0x40
 80036c2:	4393      	bics	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a1b      	ldr	r2, [pc, #108]	; (8003738 <TIM_OC2_SetConfig+0xf0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00b      	beq.n	80036e6 <TIM_OC2_SetConfig+0x9e>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a1a      	ldr	r2, [pc, #104]	; (800373c <TIM_OC2_SetConfig+0xf4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d007      	beq.n	80036e6 <TIM_OC2_SetConfig+0x9e>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a19      	ldr	r2, [pc, #100]	; (8003740 <TIM_OC2_SetConfig+0xf8>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d003      	beq.n	80036e6 <TIM_OC2_SetConfig+0x9e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a18      	ldr	r2, [pc, #96]	; (8003744 <TIM_OC2_SetConfig+0xfc>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d113      	bne.n	800370e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4a17      	ldr	r2, [pc, #92]	; (8003748 <TIM_OC2_SetConfig+0x100>)
 80036ea:	4013      	ands	r3, r2
 80036ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	4a16      	ldr	r2, [pc, #88]	; (800374c <TIM_OC2_SetConfig+0x104>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	621a      	str	r2, [r3, #32]
}
 8003728:	46c0      	nop			; (mov r8, r8)
 800372a:	46bd      	mov	sp, r7
 800372c:	b006      	add	sp, #24
 800372e:	bd80      	pop	{r7, pc}
 8003730:	feff8fff 	.word	0xfeff8fff
 8003734:	fffffcff 	.word	0xfffffcff
 8003738:	40012c00 	.word	0x40012c00
 800373c:	40014000 	.word	0x40014000
 8003740:	40014400 	.word	0x40014400
 8003744:	40014800 	.word	0x40014800
 8003748:	fffffbff 	.word	0xfffffbff
 800374c:	fffff7ff 	.word	0xfffff7ff

08003750 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	4a35      	ldr	r2, [pc, #212]	; (8003834 <TIM_OC3_SetConfig+0xe4>)
 8003760:	401a      	ands	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4a2f      	ldr	r2, [pc, #188]	; (8003838 <TIM_OC3_SetConfig+0xe8>)
 800377c:	4013      	ands	r3, r2
 800377e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2203      	movs	r2, #3
 8003784:	4393      	bics	r3, r2
 8003786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	4a29      	ldr	r2, [pc, #164]	; (800383c <TIM_OC3_SetConfig+0xec>)
 8003796:	4013      	ands	r3, r2
 8003798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	021b      	lsls	r3, r3, #8
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a25      	ldr	r2, [pc, #148]	; (8003840 <TIM_OC3_SetConfig+0xf0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10d      	bne.n	80037ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	4a24      	ldr	r2, [pc, #144]	; (8003844 <TIM_OC3_SetConfig+0xf4>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	4313      	orrs	r3, r2
 80037c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	4a20      	ldr	r2, [pc, #128]	; (8003848 <TIM_OC3_SetConfig+0xf8>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a1c      	ldr	r2, [pc, #112]	; (8003840 <TIM_OC3_SetConfig+0xf0>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00b      	beq.n	80037ea <TIM_OC3_SetConfig+0x9a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a1d      	ldr	r2, [pc, #116]	; (800384c <TIM_OC3_SetConfig+0xfc>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d007      	beq.n	80037ea <TIM_OC3_SetConfig+0x9a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a1c      	ldr	r2, [pc, #112]	; (8003850 <TIM_OC3_SetConfig+0x100>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d003      	beq.n	80037ea <TIM_OC3_SetConfig+0x9a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a1b      	ldr	r2, [pc, #108]	; (8003854 <TIM_OC3_SetConfig+0x104>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d113      	bne.n	8003812 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	4a1a      	ldr	r2, [pc, #104]	; (8003858 <TIM_OC3_SetConfig+0x108>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4a19      	ldr	r2, [pc, #100]	; (800385c <TIM_OC3_SetConfig+0x10c>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4313      	orrs	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	011b      	lsls	r3, r3, #4
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	621a      	str	r2, [r3, #32]
}
 800382c:	46c0      	nop			; (mov r8, r8)
 800382e:	46bd      	mov	sp, r7
 8003830:	b006      	add	sp, #24
 8003832:	bd80      	pop	{r7, pc}
 8003834:	fffffeff 	.word	0xfffffeff
 8003838:	fffeff8f 	.word	0xfffeff8f
 800383c:	fffffdff 	.word	0xfffffdff
 8003840:	40012c00 	.word	0x40012c00
 8003844:	fffff7ff 	.word	0xfffff7ff
 8003848:	fffffbff 	.word	0xfffffbff
 800384c:	40014000 	.word	0x40014000
 8003850:	40014400 	.word	0x40014400
 8003854:	40014800 	.word	0x40014800
 8003858:	ffffefff 	.word	0xffffefff
 800385c:	ffffdfff 	.word	0xffffdfff

08003860 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	4a28      	ldr	r2, [pc, #160]	; (8003910 <TIM_OC4_SetConfig+0xb0>)
 8003870:	401a      	ands	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4a22      	ldr	r2, [pc, #136]	; (8003914 <TIM_OC4_SetConfig+0xb4>)
 800388c:	4013      	ands	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a21      	ldr	r2, [pc, #132]	; (8003918 <TIM_OC4_SetConfig+0xb8>)
 8003894:	4013      	ands	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	4a1d      	ldr	r2, [pc, #116]	; (800391c <TIM_OC4_SetConfig+0xbc>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	031b      	lsls	r3, r3, #12
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a19      	ldr	r2, [pc, #100]	; (8003920 <TIM_OC4_SetConfig+0xc0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00b      	beq.n	80038d8 <TIM_OC4_SetConfig+0x78>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a18      	ldr	r2, [pc, #96]	; (8003924 <TIM_OC4_SetConfig+0xc4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d007      	beq.n	80038d8 <TIM_OC4_SetConfig+0x78>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a17      	ldr	r2, [pc, #92]	; (8003928 <TIM_OC4_SetConfig+0xc8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d003      	beq.n	80038d8 <TIM_OC4_SetConfig+0x78>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a16      	ldr	r2, [pc, #88]	; (800392c <TIM_OC4_SetConfig+0xcc>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d109      	bne.n	80038ec <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	4a15      	ldr	r2, [pc, #84]	; (8003930 <TIM_OC4_SetConfig+0xd0>)
 80038dc:	4013      	ands	r3, r2
 80038de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	019b      	lsls	r3, r3, #6
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685a      	ldr	r2, [r3, #4]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	621a      	str	r2, [r3, #32]
}
 8003906:	46c0      	nop			; (mov r8, r8)
 8003908:	46bd      	mov	sp, r7
 800390a:	b006      	add	sp, #24
 800390c:	bd80      	pop	{r7, pc}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	ffffefff 	.word	0xffffefff
 8003914:	feff8fff 	.word	0xfeff8fff
 8003918:	fffffcff 	.word	0xfffffcff
 800391c:	ffffdfff 	.word	0xffffdfff
 8003920:	40012c00 	.word	0x40012c00
 8003924:	40014000 	.word	0x40014000
 8003928:	40014400 	.word	0x40014400
 800392c:	40014800 	.word	0x40014800
 8003930:	ffffbfff 	.word	0xffffbfff

08003934 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	4a25      	ldr	r2, [pc, #148]	; (80039d8 <TIM_OC5_SetConfig+0xa4>)
 8003944:	401a      	ands	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	4a1f      	ldr	r2, [pc, #124]	; (80039dc <TIM_OC5_SetConfig+0xa8>)
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	4a1b      	ldr	r2, [pc, #108]	; (80039e0 <TIM_OC5_SetConfig+0xac>)
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	041b      	lsls	r3, r3, #16
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a17      	ldr	r2, [pc, #92]	; (80039e4 <TIM_OC5_SetConfig+0xb0>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d00b      	beq.n	80039a2 <TIM_OC5_SetConfig+0x6e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a16      	ldr	r2, [pc, #88]	; (80039e8 <TIM_OC5_SetConfig+0xb4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d007      	beq.n	80039a2 <TIM_OC5_SetConfig+0x6e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a15      	ldr	r2, [pc, #84]	; (80039ec <TIM_OC5_SetConfig+0xb8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d003      	beq.n	80039a2 <TIM_OC5_SetConfig+0x6e>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a14      	ldr	r2, [pc, #80]	; (80039f0 <TIM_OC5_SetConfig+0xbc>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d109      	bne.n	80039b6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	4a0c      	ldr	r2, [pc, #48]	; (80039d8 <TIM_OC5_SetConfig+0xa4>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	621a      	str	r2, [r3, #32]
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b006      	add	sp, #24
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	fffeffff 	.word	0xfffeffff
 80039dc:	fffeff8f 	.word	0xfffeff8f
 80039e0:	fffdffff 	.word	0xfffdffff
 80039e4:	40012c00 	.word	0x40012c00
 80039e8:	40014000 	.word	0x40014000
 80039ec:	40014400 	.word	0x40014400
 80039f0:	40014800 	.word	0x40014800

080039f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	4a26      	ldr	r2, [pc, #152]	; (8003a9c <TIM_OC6_SetConfig+0xa8>)
 8003a04:	401a      	ands	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4a20      	ldr	r2, [pc, #128]	; (8003aa0 <TIM_OC6_SetConfig+0xac>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	4a1c      	ldr	r2, [pc, #112]	; (8003aa4 <TIM_OC6_SetConfig+0xb0>)
 8003a34:	4013      	ands	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	051b      	lsls	r3, r3, #20
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <TIM_OC6_SetConfig+0xb4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00b      	beq.n	8003a64 <TIM_OC6_SetConfig+0x70>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a17      	ldr	r2, [pc, #92]	; (8003aac <TIM_OC6_SetConfig+0xb8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d007      	beq.n	8003a64 <TIM_OC6_SetConfig+0x70>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <TIM_OC6_SetConfig+0xbc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d003      	beq.n	8003a64 <TIM_OC6_SetConfig+0x70>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a15      	ldr	r2, [pc, #84]	; (8003ab4 <TIM_OC6_SetConfig+0xc0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d109      	bne.n	8003a78 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <TIM_OC6_SetConfig+0xc4>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	029b      	lsls	r3, r3, #10
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	621a      	str	r2, [r3, #32]
}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b006      	add	sp, #24
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	ffefffff 	.word	0xffefffff
 8003aa0:	feff8fff 	.word	0xfeff8fff
 8003aa4:	ffdfffff 	.word	0xffdfffff
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	40014400 	.word	0x40014400
 8003ab4:	40014800 	.word	0x40014800
 8003ab8:	fffbffff 	.word	0xfffbffff

08003abc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4393      	bics	r3, r2
 8003ad6:	001a      	movs	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	22f0      	movs	r2, #240	; 0xf0
 8003ae6:	4393      	bics	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	220a      	movs	r2, #10
 8003af8:	4393      	bics	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	621a      	str	r2, [r3, #32]
}
 8003b10:	46c0      	nop			; (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b006      	add	sp, #24
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	2210      	movs	r2, #16
 8003b2a:	4393      	bics	r3, r2
 8003b2c:	001a      	movs	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	4a0d      	ldr	r2, [pc, #52]	; (8003b78 <TIM_TI2_ConfigInputStage+0x60>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	031b      	lsls	r3, r3, #12
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	22a0      	movs	r2, #160	; 0xa0
 8003b54:	4393      	bics	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	011b      	lsls	r3, r3, #4
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	621a      	str	r2, [r3, #32]
}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	b006      	add	sp, #24
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	ffff0fff 	.word	0xffff0fff

08003b7c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4a08      	ldr	r2, [pc, #32]	; (8003bb0 <TIM_ITRx_SetConfig+0x34>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	2207      	movs	r2, #7
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	609a      	str	r2, [r3, #8]
}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b004      	add	sp, #16
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	ffcfff8f 	.word	0xffcfff8f

08003bb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
 8003bc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	4a09      	ldr	r2, [pc, #36]	; (8003bf0 <TIM_ETR_SetConfig+0x3c>)
 8003bcc:	4013      	ands	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	021a      	lsls	r2, r3, #8
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	609a      	str	r2, [r3, #8]
}
 8003be8:	46c0      	nop			; (mov r8, r8)
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b006      	add	sp, #24
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	ffff00ff 	.word	0xffff00ff

08003bf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	221f      	movs	r2, #31
 8003c04:	4013      	ands	r3, r2
 8003c06:	2201      	movs	r2, #1
 8003c08:	409a      	lsls	r2, r3
 8003c0a:	0013      	movs	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	43d2      	mvns	r2, r2
 8003c16:	401a      	ands	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a1a      	ldr	r2, [r3, #32]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	211f      	movs	r1, #31
 8003c24:	400b      	ands	r3, r1
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4099      	lsls	r1, r3
 8003c2a:	000b      	movs	r3, r1
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	621a      	str	r2, [r3, #32]
}
 8003c32:	46c0      	nop			; (mov r8, r8)
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b006      	add	sp, #24
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	223c      	movs	r2, #60	; 0x3c
 8003c4a:	5c9b      	ldrb	r3, [r3, r2]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d101      	bne.n	8003c54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c50:	2302      	movs	r3, #2
 8003c52:	e05a      	b.n	8003d0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	223c      	movs	r2, #60	; 0x3c
 8003c58:	2101      	movs	r1, #1
 8003c5a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	223d      	movs	r2, #61	; 0x3d
 8003c60:	2102      	movs	r1, #2
 8003c62:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a26      	ldr	r2, [pc, #152]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d108      	bne.n	8003c90 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4a25      	ldr	r2, [pc, #148]	; (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003c82:	4013      	ands	r3, r2
 8003c84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2270      	movs	r2, #112	; 0x70
 8003c94:	4393      	bics	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a19      	ldr	r2, [pc, #100]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d014      	beq.n	8003cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	2380      	movs	r3, #128	; 0x80
 8003cba:	05db      	lsls	r3, r3, #23
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d00e      	beq.n	8003cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a15      	ldr	r2, [pc, #84]	; (8003d1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d009      	beq.n	8003cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a14      	ldr	r2, [pc, #80]	; (8003d20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d004      	beq.n	8003cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a12      	ldr	r2, [pc, #72]	; (8003d24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2280      	movs	r2, #128	; 0x80
 8003ce2:	4393      	bics	r3, r2
 8003ce4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	223d      	movs	r2, #61	; 0x3d
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	223c      	movs	r2, #60	; 0x3c
 8003d04:	2100      	movs	r1, #0
 8003d06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b004      	add	sp, #16
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	40012c00 	.word	0x40012c00
 8003d18:	ff0fffff 	.word	0xff0fffff
 8003d1c:	40000400 	.word	0x40000400
 8003d20:	40000800 	.word	0x40000800
 8003d24:	40014000 	.word	0x40014000

08003d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e046      	b.n	8003dc8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2288      	movs	r2, #136	; 0x88
 8003d3e:	589b      	ldr	r3, [r3, r2]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d107      	bne.n	8003d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2284      	movs	r2, #132	; 0x84
 8003d48:	2100      	movs	r1, #0
 8003d4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f7fc ff3a 	bl	8000bc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2288      	movs	r2, #136	; 0x88
 8003d58:	2124      	movs	r1, #36	; 0x24
 8003d5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2101      	movs	r1, #1
 8003d68:	438a      	bics	r2, r1
 8003d6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 f830 	bl	8003dd4 <UART_SetConfig>
 8003d74:	0003      	movs	r3, r0
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e024      	b.n	8003dc8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f000 fb79 	bl	8004480 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	490d      	ldr	r1, [pc, #52]	; (8003dd0 <HAL_UART_Init+0xa8>)
 8003d9a:	400a      	ands	r2, r1
 8003d9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	212a      	movs	r1, #42	; 0x2a
 8003daa:	438a      	bics	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2101      	movs	r1, #1
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f000 fc11 	bl	80045e8 <UART_CheckIdleState>
 8003dc6:	0003      	movs	r3, r0
}
 8003dc8:	0018      	movs	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	b002      	add	sp, #8
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	ffffb7ff 	.word	0xffffb7ff

08003dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dd4:	b5b0      	push	{r4, r5, r7, lr}
 8003dd6:	b090      	sub	sp, #64	; 0x40
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ddc:	231a      	movs	r3, #26
 8003dde:	2220      	movs	r2, #32
 8003de0:	189b      	adds	r3, r3, r2
 8003de2:	19db      	adds	r3, r3, r7
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4ac1      	ldr	r2, [pc, #772]	; (800410c <UART_SetConfig+0x338>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e12:	430b      	orrs	r3, r1
 8003e14:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	4abc      	ldr	r2, [pc, #752]	; (8004110 <UART_SetConfig+0x33c>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	0018      	movs	r0, r3
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	68d9      	ldr	r1, [r3, #12]
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4ab6      	ldr	r2, [pc, #728]	; (8004114 <UART_SetConfig+0x340>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d009      	beq.n	8003e54 <UART_SetConfig+0x80>
 8003e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4ab4      	ldr	r2, [pc, #720]	; (8004118 <UART_SetConfig+0x344>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d004      	beq.n	8003e54 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e50:	4313      	orrs	r3, r2
 8003e52:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	4ab0      	ldr	r2, [pc, #704]	; (800411c <UART_SetConfig+0x348>)
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	0019      	movs	r1, r3
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e66:	430b      	orrs	r3, r1
 8003e68:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e70:	220f      	movs	r2, #15
 8003e72:	4393      	bics	r3, r2
 8003e74:	0018      	movs	r0, r3
 8003e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	0003      	movs	r3, r0
 8003e80:	430b      	orrs	r3, r1
 8003e82:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4aa5      	ldr	r2, [pc, #660]	; (8004120 <UART_SetConfig+0x34c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d131      	bne.n	8003ef2 <UART_SetConfig+0x11e>
 8003e8e:	4ba5      	ldr	r3, [pc, #660]	; (8004124 <UART_SetConfig+0x350>)
 8003e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e92:	2203      	movs	r2, #3
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d01d      	beq.n	8003ed6 <UART_SetConfig+0x102>
 8003e9a:	d823      	bhi.n	8003ee4 <UART_SetConfig+0x110>
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d00c      	beq.n	8003eba <UART_SetConfig+0xe6>
 8003ea0:	d820      	bhi.n	8003ee4 <UART_SetConfig+0x110>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <UART_SetConfig+0xd8>
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d00e      	beq.n	8003ec8 <UART_SetConfig+0xf4>
 8003eaa:	e01b      	b.n	8003ee4 <UART_SetConfig+0x110>
 8003eac:	231b      	movs	r3, #27
 8003eae:	2220      	movs	r2, #32
 8003eb0:	189b      	adds	r3, r3, r2
 8003eb2:	19db      	adds	r3, r3, r7
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	701a      	strb	r2, [r3, #0]
 8003eb8:	e154      	b.n	8004164 <UART_SetConfig+0x390>
 8003eba:	231b      	movs	r3, #27
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	189b      	adds	r3, r3, r2
 8003ec0:	19db      	adds	r3, r3, r7
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	701a      	strb	r2, [r3, #0]
 8003ec6:	e14d      	b.n	8004164 <UART_SetConfig+0x390>
 8003ec8:	231b      	movs	r3, #27
 8003eca:	2220      	movs	r2, #32
 8003ecc:	189b      	adds	r3, r3, r2
 8003ece:	19db      	adds	r3, r3, r7
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	e146      	b.n	8004164 <UART_SetConfig+0x390>
 8003ed6:	231b      	movs	r3, #27
 8003ed8:	2220      	movs	r2, #32
 8003eda:	189b      	adds	r3, r3, r2
 8003edc:	19db      	adds	r3, r3, r7
 8003ede:	2208      	movs	r2, #8
 8003ee0:	701a      	strb	r2, [r3, #0]
 8003ee2:	e13f      	b.n	8004164 <UART_SetConfig+0x390>
 8003ee4:	231b      	movs	r3, #27
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	189b      	adds	r3, r3, r2
 8003eea:	19db      	adds	r3, r3, r7
 8003eec:	2210      	movs	r2, #16
 8003eee:	701a      	strb	r2, [r3, #0]
 8003ef0:	e138      	b.n	8004164 <UART_SetConfig+0x390>
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a8c      	ldr	r2, [pc, #560]	; (8004128 <UART_SetConfig+0x354>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d131      	bne.n	8003f60 <UART_SetConfig+0x18c>
 8003efc:	4b89      	ldr	r3, [pc, #548]	; (8004124 <UART_SetConfig+0x350>)
 8003efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f00:	220c      	movs	r2, #12
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b0c      	cmp	r3, #12
 8003f06:	d01d      	beq.n	8003f44 <UART_SetConfig+0x170>
 8003f08:	d823      	bhi.n	8003f52 <UART_SetConfig+0x17e>
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d00c      	beq.n	8003f28 <UART_SetConfig+0x154>
 8003f0e:	d820      	bhi.n	8003f52 <UART_SetConfig+0x17e>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d002      	beq.n	8003f1a <UART_SetConfig+0x146>
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	d00e      	beq.n	8003f36 <UART_SetConfig+0x162>
 8003f18:	e01b      	b.n	8003f52 <UART_SetConfig+0x17e>
 8003f1a:	231b      	movs	r3, #27
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	189b      	adds	r3, r3, r2
 8003f20:	19db      	adds	r3, r3, r7
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e11d      	b.n	8004164 <UART_SetConfig+0x390>
 8003f28:	231b      	movs	r3, #27
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	189b      	adds	r3, r3, r2
 8003f2e:	19db      	adds	r3, r3, r7
 8003f30:	2202      	movs	r2, #2
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	e116      	b.n	8004164 <UART_SetConfig+0x390>
 8003f36:	231b      	movs	r3, #27
 8003f38:	2220      	movs	r2, #32
 8003f3a:	189b      	adds	r3, r3, r2
 8003f3c:	19db      	adds	r3, r3, r7
 8003f3e:	2204      	movs	r2, #4
 8003f40:	701a      	strb	r2, [r3, #0]
 8003f42:	e10f      	b.n	8004164 <UART_SetConfig+0x390>
 8003f44:	231b      	movs	r3, #27
 8003f46:	2220      	movs	r2, #32
 8003f48:	189b      	adds	r3, r3, r2
 8003f4a:	19db      	adds	r3, r3, r7
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	e108      	b.n	8004164 <UART_SetConfig+0x390>
 8003f52:	231b      	movs	r3, #27
 8003f54:	2220      	movs	r2, #32
 8003f56:	189b      	adds	r3, r3, r2
 8003f58:	19db      	adds	r3, r3, r7
 8003f5a:	2210      	movs	r2, #16
 8003f5c:	701a      	strb	r2, [r3, #0]
 8003f5e:	e101      	b.n	8004164 <UART_SetConfig+0x390>
 8003f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a71      	ldr	r2, [pc, #452]	; (800412c <UART_SetConfig+0x358>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d131      	bne.n	8003fce <UART_SetConfig+0x1fa>
 8003f6a:	4b6e      	ldr	r3, [pc, #440]	; (8004124 <UART_SetConfig+0x350>)
 8003f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f6e:	2230      	movs	r2, #48	; 0x30
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b30      	cmp	r3, #48	; 0x30
 8003f74:	d01d      	beq.n	8003fb2 <UART_SetConfig+0x1de>
 8003f76:	d823      	bhi.n	8003fc0 <UART_SetConfig+0x1ec>
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	d00c      	beq.n	8003f96 <UART_SetConfig+0x1c2>
 8003f7c:	d820      	bhi.n	8003fc0 <UART_SetConfig+0x1ec>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <UART_SetConfig+0x1b4>
 8003f82:	2b10      	cmp	r3, #16
 8003f84:	d00e      	beq.n	8003fa4 <UART_SetConfig+0x1d0>
 8003f86:	e01b      	b.n	8003fc0 <UART_SetConfig+0x1ec>
 8003f88:	231b      	movs	r3, #27
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	189b      	adds	r3, r3, r2
 8003f8e:	19db      	adds	r3, r3, r7
 8003f90:	2200      	movs	r2, #0
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	e0e6      	b.n	8004164 <UART_SetConfig+0x390>
 8003f96:	231b      	movs	r3, #27
 8003f98:	2220      	movs	r2, #32
 8003f9a:	189b      	adds	r3, r3, r2
 8003f9c:	19db      	adds	r3, r3, r7
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	701a      	strb	r2, [r3, #0]
 8003fa2:	e0df      	b.n	8004164 <UART_SetConfig+0x390>
 8003fa4:	231b      	movs	r3, #27
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	189b      	adds	r3, r3, r2
 8003faa:	19db      	adds	r3, r3, r7
 8003fac:	2204      	movs	r2, #4
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	e0d8      	b.n	8004164 <UART_SetConfig+0x390>
 8003fb2:	231b      	movs	r3, #27
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	189b      	adds	r3, r3, r2
 8003fb8:	19db      	adds	r3, r3, r7
 8003fba:	2208      	movs	r2, #8
 8003fbc:	701a      	strb	r2, [r3, #0]
 8003fbe:	e0d1      	b.n	8004164 <UART_SetConfig+0x390>
 8003fc0:	231b      	movs	r3, #27
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	189b      	adds	r3, r3, r2
 8003fc6:	19db      	adds	r3, r3, r7
 8003fc8:	2210      	movs	r2, #16
 8003fca:	701a      	strb	r2, [r3, #0]
 8003fcc:	e0ca      	b.n	8004164 <UART_SetConfig+0x390>
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a57      	ldr	r2, [pc, #348]	; (8004130 <UART_SetConfig+0x35c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d106      	bne.n	8003fe6 <UART_SetConfig+0x212>
 8003fd8:	231b      	movs	r3, #27
 8003fda:	2220      	movs	r2, #32
 8003fdc:	189b      	adds	r3, r3, r2
 8003fde:	19db      	adds	r3, r3, r7
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	e0be      	b.n	8004164 <UART_SetConfig+0x390>
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a52      	ldr	r2, [pc, #328]	; (8004134 <UART_SetConfig+0x360>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d106      	bne.n	8003ffe <UART_SetConfig+0x22a>
 8003ff0:	231b      	movs	r3, #27
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	189b      	adds	r3, r3, r2
 8003ff6:	19db      	adds	r3, r3, r7
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
 8003ffc:	e0b2      	b.n	8004164 <UART_SetConfig+0x390>
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a4d      	ldr	r2, [pc, #308]	; (8004138 <UART_SetConfig+0x364>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d106      	bne.n	8004016 <UART_SetConfig+0x242>
 8004008:	231b      	movs	r3, #27
 800400a:	2220      	movs	r2, #32
 800400c:	189b      	adds	r3, r3, r2
 800400e:	19db      	adds	r3, r3, r7
 8004010:	2200      	movs	r2, #0
 8004012:	701a      	strb	r2, [r3, #0]
 8004014:	e0a6      	b.n	8004164 <UART_SetConfig+0x390>
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a3e      	ldr	r2, [pc, #248]	; (8004114 <UART_SetConfig+0x340>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d13e      	bne.n	800409e <UART_SetConfig+0x2ca>
 8004020:	4b40      	ldr	r3, [pc, #256]	; (8004124 <UART_SetConfig+0x350>)
 8004022:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004024:	23c0      	movs	r3, #192	; 0xc0
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	4013      	ands	r3, r2
 800402a:	22c0      	movs	r2, #192	; 0xc0
 800402c:	0112      	lsls	r2, r2, #4
 800402e:	4293      	cmp	r3, r2
 8004030:	d027      	beq.n	8004082 <UART_SetConfig+0x2ae>
 8004032:	22c0      	movs	r2, #192	; 0xc0
 8004034:	0112      	lsls	r2, r2, #4
 8004036:	4293      	cmp	r3, r2
 8004038:	d82a      	bhi.n	8004090 <UART_SetConfig+0x2bc>
 800403a:	2280      	movs	r2, #128	; 0x80
 800403c:	0112      	lsls	r2, r2, #4
 800403e:	4293      	cmp	r3, r2
 8004040:	d011      	beq.n	8004066 <UART_SetConfig+0x292>
 8004042:	2280      	movs	r2, #128	; 0x80
 8004044:	0112      	lsls	r2, r2, #4
 8004046:	4293      	cmp	r3, r2
 8004048:	d822      	bhi.n	8004090 <UART_SetConfig+0x2bc>
 800404a:	2b00      	cmp	r3, #0
 800404c:	d004      	beq.n	8004058 <UART_SetConfig+0x284>
 800404e:	2280      	movs	r2, #128	; 0x80
 8004050:	00d2      	lsls	r2, r2, #3
 8004052:	4293      	cmp	r3, r2
 8004054:	d00e      	beq.n	8004074 <UART_SetConfig+0x2a0>
 8004056:	e01b      	b.n	8004090 <UART_SetConfig+0x2bc>
 8004058:	231b      	movs	r3, #27
 800405a:	2220      	movs	r2, #32
 800405c:	189b      	adds	r3, r3, r2
 800405e:	19db      	adds	r3, r3, r7
 8004060:	2200      	movs	r2, #0
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	e07e      	b.n	8004164 <UART_SetConfig+0x390>
 8004066:	231b      	movs	r3, #27
 8004068:	2220      	movs	r2, #32
 800406a:	189b      	adds	r3, r3, r2
 800406c:	19db      	adds	r3, r3, r7
 800406e:	2202      	movs	r2, #2
 8004070:	701a      	strb	r2, [r3, #0]
 8004072:	e077      	b.n	8004164 <UART_SetConfig+0x390>
 8004074:	231b      	movs	r3, #27
 8004076:	2220      	movs	r2, #32
 8004078:	189b      	adds	r3, r3, r2
 800407a:	19db      	adds	r3, r3, r7
 800407c:	2204      	movs	r2, #4
 800407e:	701a      	strb	r2, [r3, #0]
 8004080:	e070      	b.n	8004164 <UART_SetConfig+0x390>
 8004082:	231b      	movs	r3, #27
 8004084:	2220      	movs	r2, #32
 8004086:	189b      	adds	r3, r3, r2
 8004088:	19db      	adds	r3, r3, r7
 800408a:	2208      	movs	r2, #8
 800408c:	701a      	strb	r2, [r3, #0]
 800408e:	e069      	b.n	8004164 <UART_SetConfig+0x390>
 8004090:	231b      	movs	r3, #27
 8004092:	2220      	movs	r2, #32
 8004094:	189b      	adds	r3, r3, r2
 8004096:	19db      	adds	r3, r3, r7
 8004098:	2210      	movs	r2, #16
 800409a:	701a      	strb	r2, [r3, #0]
 800409c:	e062      	b.n	8004164 <UART_SetConfig+0x390>
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	; (8004118 <UART_SetConfig+0x344>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d157      	bne.n	8004158 <UART_SetConfig+0x384>
 80040a8:	4b1e      	ldr	r3, [pc, #120]	; (8004124 <UART_SetConfig+0x350>)
 80040aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040ac:	23c0      	movs	r3, #192	; 0xc0
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4013      	ands	r3, r2
 80040b2:	22c0      	movs	r2, #192	; 0xc0
 80040b4:	0092      	lsls	r2, r2, #2
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d040      	beq.n	800413c <UART_SetConfig+0x368>
 80040ba:	22c0      	movs	r2, #192	; 0xc0
 80040bc:	0092      	lsls	r2, r2, #2
 80040be:	4293      	cmp	r3, r2
 80040c0:	d843      	bhi.n	800414a <UART_SetConfig+0x376>
 80040c2:	2280      	movs	r2, #128	; 0x80
 80040c4:	0092      	lsls	r2, r2, #2
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d011      	beq.n	80040ee <UART_SetConfig+0x31a>
 80040ca:	2280      	movs	r2, #128	; 0x80
 80040cc:	0092      	lsls	r2, r2, #2
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d83b      	bhi.n	800414a <UART_SetConfig+0x376>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d004      	beq.n	80040e0 <UART_SetConfig+0x30c>
 80040d6:	2280      	movs	r2, #128	; 0x80
 80040d8:	0052      	lsls	r2, r2, #1
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00e      	beq.n	80040fc <UART_SetConfig+0x328>
 80040de:	e034      	b.n	800414a <UART_SetConfig+0x376>
 80040e0:	231b      	movs	r3, #27
 80040e2:	2220      	movs	r2, #32
 80040e4:	189b      	adds	r3, r3, r2
 80040e6:	19db      	adds	r3, r3, r7
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
 80040ec:	e03a      	b.n	8004164 <UART_SetConfig+0x390>
 80040ee:	231b      	movs	r3, #27
 80040f0:	2220      	movs	r2, #32
 80040f2:	189b      	adds	r3, r3, r2
 80040f4:	19db      	adds	r3, r3, r7
 80040f6:	2202      	movs	r2, #2
 80040f8:	701a      	strb	r2, [r3, #0]
 80040fa:	e033      	b.n	8004164 <UART_SetConfig+0x390>
 80040fc:	231b      	movs	r3, #27
 80040fe:	2220      	movs	r2, #32
 8004100:	189b      	adds	r3, r3, r2
 8004102:	19db      	adds	r3, r3, r7
 8004104:	2204      	movs	r2, #4
 8004106:	701a      	strb	r2, [r3, #0]
 8004108:	e02c      	b.n	8004164 <UART_SetConfig+0x390>
 800410a:	46c0      	nop			; (mov r8, r8)
 800410c:	cfff69f3 	.word	0xcfff69f3
 8004110:	ffffcfff 	.word	0xffffcfff
 8004114:	40008000 	.word	0x40008000
 8004118:	40008400 	.word	0x40008400
 800411c:	11fff4ff 	.word	0x11fff4ff
 8004120:	40013800 	.word	0x40013800
 8004124:	40021000 	.word	0x40021000
 8004128:	40004400 	.word	0x40004400
 800412c:	40004800 	.word	0x40004800
 8004130:	40004c00 	.word	0x40004c00
 8004134:	40005000 	.word	0x40005000
 8004138:	40013c00 	.word	0x40013c00
 800413c:	231b      	movs	r3, #27
 800413e:	2220      	movs	r2, #32
 8004140:	189b      	adds	r3, r3, r2
 8004142:	19db      	adds	r3, r3, r7
 8004144:	2208      	movs	r2, #8
 8004146:	701a      	strb	r2, [r3, #0]
 8004148:	e00c      	b.n	8004164 <UART_SetConfig+0x390>
 800414a:	231b      	movs	r3, #27
 800414c:	2220      	movs	r2, #32
 800414e:	189b      	adds	r3, r3, r2
 8004150:	19db      	adds	r3, r3, r7
 8004152:	2210      	movs	r2, #16
 8004154:	701a      	strb	r2, [r3, #0]
 8004156:	e005      	b.n	8004164 <UART_SetConfig+0x390>
 8004158:	231b      	movs	r3, #27
 800415a:	2220      	movs	r2, #32
 800415c:	189b      	adds	r3, r3, r2
 800415e:	19db      	adds	r3, r3, r7
 8004160:	2210      	movs	r2, #16
 8004162:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4ac1      	ldr	r2, [pc, #772]	; (8004470 <UART_SetConfig+0x69c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d005      	beq.n	800417a <UART_SetConfig+0x3a6>
 800416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4ac0      	ldr	r2, [pc, #768]	; (8004474 <UART_SetConfig+0x6a0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d000      	beq.n	800417a <UART_SetConfig+0x3a6>
 8004178:	e093      	b.n	80042a2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800417a:	231b      	movs	r3, #27
 800417c:	2220      	movs	r2, #32
 800417e:	189b      	adds	r3, r3, r2
 8004180:	19db      	adds	r3, r3, r7
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	2b08      	cmp	r3, #8
 8004186:	d015      	beq.n	80041b4 <UART_SetConfig+0x3e0>
 8004188:	dc18      	bgt.n	80041bc <UART_SetConfig+0x3e8>
 800418a:	2b04      	cmp	r3, #4
 800418c:	d00d      	beq.n	80041aa <UART_SetConfig+0x3d6>
 800418e:	dc15      	bgt.n	80041bc <UART_SetConfig+0x3e8>
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <UART_SetConfig+0x3c6>
 8004194:	2b02      	cmp	r3, #2
 8004196:	d005      	beq.n	80041a4 <UART_SetConfig+0x3d0>
 8004198:	e010      	b.n	80041bc <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800419a:	f7fe fb71 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 800419e:	0003      	movs	r3, r0
 80041a0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041a2:	e014      	b.n	80041ce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041a4:	4bb4      	ldr	r3, [pc, #720]	; (8004478 <UART_SetConfig+0x6a4>)
 80041a6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041a8:	e011      	b.n	80041ce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041aa:	f7fe fadd 	bl	8002768 <HAL_RCC_GetSysClockFreq>
 80041ae:	0003      	movs	r3, r0
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041b2:	e00c      	b.n	80041ce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041b4:	2380      	movs	r3, #128	; 0x80
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041ba:	e008      	b.n	80041ce <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80041c0:	231a      	movs	r3, #26
 80041c2:	2220      	movs	r2, #32
 80041c4:	189b      	adds	r3, r3, r2
 80041c6:	19db      	adds	r3, r3, r7
 80041c8:	2201      	movs	r2, #1
 80041ca:	701a      	strb	r2, [r3, #0]
        break;
 80041cc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d100      	bne.n	80041d6 <UART_SetConfig+0x402>
 80041d4:	e135      	b.n	8004442 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041da:	4ba8      	ldr	r3, [pc, #672]	; (800447c <UART_SetConfig+0x6a8>)
 80041dc:	0052      	lsls	r2, r2, #1
 80041de:	5ad3      	ldrh	r3, [r2, r3]
 80041e0:	0019      	movs	r1, r3
 80041e2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80041e4:	f7fb ff8e 	bl	8000104 <__udivsi3>
 80041e8:	0003      	movs	r3, r0
 80041ea:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	0013      	movs	r3, r2
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	189b      	adds	r3, r3, r2
 80041f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d305      	bcc.n	8004208 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004202:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004204:	429a      	cmp	r2, r3
 8004206:	d906      	bls.n	8004216 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8004208:	231a      	movs	r3, #26
 800420a:	2220      	movs	r2, #32
 800420c:	189b      	adds	r3, r3, r2
 800420e:	19db      	adds	r3, r3, r7
 8004210:	2201      	movs	r2, #1
 8004212:	701a      	strb	r2, [r3, #0]
 8004214:	e044      	b.n	80042a0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004218:	61bb      	str	r3, [r7, #24]
 800421a:	2300      	movs	r3, #0
 800421c:	61fb      	str	r3, [r7, #28]
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004222:	4b96      	ldr	r3, [pc, #600]	; (800447c <UART_SetConfig+0x6a8>)
 8004224:	0052      	lsls	r2, r2, #1
 8004226:	5ad3      	ldrh	r3, [r2, r3]
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	69b8      	ldr	r0, [r7, #24]
 8004234:	69f9      	ldr	r1, [r7, #28]
 8004236:	f7fc f8db 	bl	80003f0 <__aeabi_uldivmod>
 800423a:	0002      	movs	r2, r0
 800423c:	000b      	movs	r3, r1
 800423e:	0e11      	lsrs	r1, r2, #24
 8004240:	021d      	lsls	r5, r3, #8
 8004242:	430d      	orrs	r5, r1
 8004244:	0214      	lsls	r4, r2, #8
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	68b8      	ldr	r0, [r7, #8]
 8004254:	68f9      	ldr	r1, [r7, #12]
 8004256:	1900      	adds	r0, r0, r4
 8004258:	4169      	adcs	r1, r5
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	2300      	movs	r3, #0
 8004262:	607b      	str	r3, [r7, #4]
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f7fc f8c2 	bl	80003f0 <__aeabi_uldivmod>
 800426c:	0002      	movs	r2, r0
 800426e:	000b      	movs	r3, r1
 8004270:	0013      	movs	r3, r2
 8004272:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004276:	23c0      	movs	r3, #192	; 0xc0
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	429a      	cmp	r2, r3
 800427c:	d309      	bcc.n	8004292 <UART_SetConfig+0x4be>
 800427e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	035b      	lsls	r3, r3, #13
 8004284:	429a      	cmp	r2, r3
 8004286:	d204      	bcs.n	8004292 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8004288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800428e:	60da      	str	r2, [r3, #12]
 8004290:	e006      	b.n	80042a0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8004292:	231a      	movs	r3, #26
 8004294:	2220      	movs	r2, #32
 8004296:	189b      	adds	r3, r3, r2
 8004298:	19db      	adds	r3, r3, r7
 800429a:	2201      	movs	r2, #1
 800429c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800429e:	e0d0      	b.n	8004442 <UART_SetConfig+0x66e>
 80042a0:	e0cf      	b.n	8004442 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	69da      	ldr	r2, [r3, #28]
 80042a6:	2380      	movs	r3, #128	; 0x80
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d000      	beq.n	80042b0 <UART_SetConfig+0x4dc>
 80042ae:	e070      	b.n	8004392 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80042b0:	231b      	movs	r3, #27
 80042b2:	2220      	movs	r2, #32
 80042b4:	189b      	adds	r3, r3, r2
 80042b6:	19db      	adds	r3, r3, r7
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d015      	beq.n	80042ea <UART_SetConfig+0x516>
 80042be:	dc18      	bgt.n	80042f2 <UART_SetConfig+0x51e>
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d00d      	beq.n	80042e0 <UART_SetConfig+0x50c>
 80042c4:	dc15      	bgt.n	80042f2 <UART_SetConfig+0x51e>
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <UART_SetConfig+0x4fc>
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d005      	beq.n	80042da <UART_SetConfig+0x506>
 80042ce:	e010      	b.n	80042f2 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042d0:	f7fe fad6 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 80042d4:	0003      	movs	r3, r0
 80042d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042d8:	e014      	b.n	8004304 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042da:	4b67      	ldr	r3, [pc, #412]	; (8004478 <UART_SetConfig+0x6a4>)
 80042dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042de:	e011      	b.n	8004304 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042e0:	f7fe fa42 	bl	8002768 <HAL_RCC_GetSysClockFreq>
 80042e4:	0003      	movs	r3, r0
 80042e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042e8:	e00c      	b.n	8004304 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ea:	2380      	movs	r3, #128	; 0x80
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042f0:	e008      	b.n	8004304 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80042f6:	231a      	movs	r3, #26
 80042f8:	2220      	movs	r2, #32
 80042fa:	189b      	adds	r3, r3, r2
 80042fc:	19db      	adds	r3, r3, r7
 80042fe:	2201      	movs	r2, #1
 8004300:	701a      	strb	r2, [r3, #0]
        break;
 8004302:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004306:	2b00      	cmp	r3, #0
 8004308:	d100      	bne.n	800430c <UART_SetConfig+0x538>
 800430a:	e09a      	b.n	8004442 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800430c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004310:	4b5a      	ldr	r3, [pc, #360]	; (800447c <UART_SetConfig+0x6a8>)
 8004312:	0052      	lsls	r2, r2, #1
 8004314:	5ad3      	ldrh	r3, [r2, r3]
 8004316:	0019      	movs	r1, r3
 8004318:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800431a:	f7fb fef3 	bl	8000104 <__udivsi3>
 800431e:	0003      	movs	r3, r0
 8004320:	005a      	lsls	r2, r3, #1
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	085b      	lsrs	r3, r3, #1
 8004328:	18d2      	adds	r2, r2, r3
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	0019      	movs	r1, r3
 8004330:	0010      	movs	r0, r2
 8004332:	f7fb fee7 	bl	8000104 <__udivsi3>
 8004336:	0003      	movs	r3, r0
 8004338:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433c:	2b0f      	cmp	r3, #15
 800433e:	d921      	bls.n	8004384 <UART_SetConfig+0x5b0>
 8004340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004342:	2380      	movs	r3, #128	; 0x80
 8004344:	025b      	lsls	r3, r3, #9
 8004346:	429a      	cmp	r2, r3
 8004348:	d21c      	bcs.n	8004384 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800434a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800434c:	b29a      	uxth	r2, r3
 800434e:	200e      	movs	r0, #14
 8004350:	2420      	movs	r4, #32
 8004352:	1903      	adds	r3, r0, r4
 8004354:	19db      	adds	r3, r3, r7
 8004356:	210f      	movs	r1, #15
 8004358:	438a      	bics	r2, r1
 800435a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800435c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800435e:	085b      	lsrs	r3, r3, #1
 8004360:	b29b      	uxth	r3, r3
 8004362:	2207      	movs	r2, #7
 8004364:	4013      	ands	r3, r2
 8004366:	b299      	uxth	r1, r3
 8004368:	1903      	adds	r3, r0, r4
 800436a:	19db      	adds	r3, r3, r7
 800436c:	1902      	adds	r2, r0, r4
 800436e:	19d2      	adds	r2, r2, r7
 8004370:	8812      	ldrh	r2, [r2, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	1902      	adds	r2, r0, r4
 800437c:	19d2      	adds	r2, r2, r7
 800437e:	8812      	ldrh	r2, [r2, #0]
 8004380:	60da      	str	r2, [r3, #12]
 8004382:	e05e      	b.n	8004442 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8004384:	231a      	movs	r3, #26
 8004386:	2220      	movs	r2, #32
 8004388:	189b      	adds	r3, r3, r2
 800438a:	19db      	adds	r3, r3, r7
 800438c:	2201      	movs	r2, #1
 800438e:	701a      	strb	r2, [r3, #0]
 8004390:	e057      	b.n	8004442 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004392:	231b      	movs	r3, #27
 8004394:	2220      	movs	r2, #32
 8004396:	189b      	adds	r3, r3, r2
 8004398:	19db      	adds	r3, r3, r7
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b08      	cmp	r3, #8
 800439e:	d015      	beq.n	80043cc <UART_SetConfig+0x5f8>
 80043a0:	dc18      	bgt.n	80043d4 <UART_SetConfig+0x600>
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d00d      	beq.n	80043c2 <UART_SetConfig+0x5ee>
 80043a6:	dc15      	bgt.n	80043d4 <UART_SetConfig+0x600>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <UART_SetConfig+0x5de>
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d005      	beq.n	80043bc <UART_SetConfig+0x5e8>
 80043b0:	e010      	b.n	80043d4 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043b2:	f7fe fa65 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 80043b6:	0003      	movs	r3, r0
 80043b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043ba:	e014      	b.n	80043e6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043bc:	4b2e      	ldr	r3, [pc, #184]	; (8004478 <UART_SetConfig+0x6a4>)
 80043be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043c0:	e011      	b.n	80043e6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043c2:	f7fe f9d1 	bl	8002768 <HAL_RCC_GetSysClockFreq>
 80043c6:	0003      	movs	r3, r0
 80043c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043ca:	e00c      	b.n	80043e6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043cc:	2380      	movs	r3, #128	; 0x80
 80043ce:	021b      	lsls	r3, r3, #8
 80043d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80043d2:	e008      	b.n	80043e6 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80043d8:	231a      	movs	r3, #26
 80043da:	2220      	movs	r2, #32
 80043dc:	189b      	adds	r3, r3, r2
 80043de:	19db      	adds	r3, r3, r7
 80043e0:	2201      	movs	r2, #1
 80043e2:	701a      	strb	r2, [r3, #0]
        break;
 80043e4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80043e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d02a      	beq.n	8004442 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043f0:	4b22      	ldr	r3, [pc, #136]	; (800447c <UART_SetConfig+0x6a8>)
 80043f2:	0052      	lsls	r2, r2, #1
 80043f4:	5ad3      	ldrh	r3, [r2, r3]
 80043f6:	0019      	movs	r1, r3
 80043f8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80043fa:	f7fb fe83 	bl	8000104 <__udivsi3>
 80043fe:	0003      	movs	r3, r0
 8004400:	001a      	movs	r2, r3
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	085b      	lsrs	r3, r3, #1
 8004408:	18d2      	adds	r2, r2, r3
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	0019      	movs	r1, r3
 8004410:	0010      	movs	r0, r2
 8004412:	f7fb fe77 	bl	8000104 <__udivsi3>
 8004416:	0003      	movs	r3, r0
 8004418:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800441a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441c:	2b0f      	cmp	r3, #15
 800441e:	d90a      	bls.n	8004436 <UART_SetConfig+0x662>
 8004420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004422:	2380      	movs	r3, #128	; 0x80
 8004424:	025b      	lsls	r3, r3, #9
 8004426:	429a      	cmp	r2, r3
 8004428:	d205      	bcs.n	8004436 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800442a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800442c:	b29a      	uxth	r2, r3
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60da      	str	r2, [r3, #12]
 8004434:	e005      	b.n	8004442 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8004436:	231a      	movs	r3, #26
 8004438:	2220      	movs	r2, #32
 800443a:	189b      	adds	r3, r3, r2
 800443c:	19db      	adds	r3, r3, r7
 800443e:	2201      	movs	r2, #1
 8004440:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	226a      	movs	r2, #106	; 0x6a
 8004446:	2101      	movs	r1, #1
 8004448:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	2268      	movs	r2, #104	; 0x68
 800444e:	2101      	movs	r1, #1
 8004450:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004454:	2200      	movs	r2, #0
 8004456:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445a:	2200      	movs	r2, #0
 800445c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800445e:	231a      	movs	r3, #26
 8004460:	2220      	movs	r2, #32
 8004462:	189b      	adds	r3, r3, r2
 8004464:	19db      	adds	r3, r3, r7
 8004466:	781b      	ldrb	r3, [r3, #0]
}
 8004468:	0018      	movs	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	b010      	add	sp, #64	; 0x40
 800446e:	bdb0      	pop	{r4, r5, r7, pc}
 8004470:	40008000 	.word	0x40008000
 8004474:	40008400 	.word	0x40008400
 8004478:	00f42400 	.word	0x00f42400
 800447c:	08004b6c 	.word	0x08004b6c

08004480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800448c:	2201      	movs	r2, #1
 800448e:	4013      	ands	r3, r2
 8004490:	d00b      	beq.n	80044aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	4a4a      	ldr	r2, [pc, #296]	; (80045c4 <UART_AdvFeatureConfig+0x144>)
 800449a:	4013      	ands	r3, r2
 800449c:	0019      	movs	r1, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ae:	2202      	movs	r2, #2
 80044b0:	4013      	ands	r3, r2
 80044b2:	d00b      	beq.n	80044cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	4a43      	ldr	r2, [pc, #268]	; (80045c8 <UART_AdvFeatureConfig+0x148>)
 80044bc:	4013      	ands	r3, r2
 80044be:	0019      	movs	r1, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d0:	2204      	movs	r2, #4
 80044d2:	4013      	ands	r3, r2
 80044d4:	d00b      	beq.n	80044ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4a3b      	ldr	r2, [pc, #236]	; (80045cc <UART_AdvFeatureConfig+0x14c>)
 80044de:	4013      	ands	r3, r2
 80044e0:	0019      	movs	r1, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f2:	2208      	movs	r2, #8
 80044f4:	4013      	ands	r3, r2
 80044f6:	d00b      	beq.n	8004510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	4a34      	ldr	r2, [pc, #208]	; (80045d0 <UART_AdvFeatureConfig+0x150>)
 8004500:	4013      	ands	r3, r2
 8004502:	0019      	movs	r1, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004514:	2210      	movs	r2, #16
 8004516:	4013      	ands	r3, r2
 8004518:	d00b      	beq.n	8004532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	4a2c      	ldr	r2, [pc, #176]	; (80045d4 <UART_AdvFeatureConfig+0x154>)
 8004522:	4013      	ands	r3, r2
 8004524:	0019      	movs	r1, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004536:	2220      	movs	r2, #32
 8004538:	4013      	ands	r3, r2
 800453a:	d00b      	beq.n	8004554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	4a25      	ldr	r2, [pc, #148]	; (80045d8 <UART_AdvFeatureConfig+0x158>)
 8004544:	4013      	ands	r3, r2
 8004546:	0019      	movs	r1, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004558:	2240      	movs	r2, #64	; 0x40
 800455a:	4013      	ands	r3, r2
 800455c:	d01d      	beq.n	800459a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	4a1d      	ldr	r2, [pc, #116]	; (80045dc <UART_AdvFeatureConfig+0x15c>)
 8004566:	4013      	ands	r3, r2
 8004568:	0019      	movs	r1, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800457a:	2380      	movs	r3, #128	; 0x80
 800457c:	035b      	lsls	r3, r3, #13
 800457e:	429a      	cmp	r2, r3
 8004580:	d10b      	bne.n	800459a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a15      	ldr	r2, [pc, #84]	; (80045e0 <UART_AdvFeatureConfig+0x160>)
 800458a:	4013      	ands	r3, r2
 800458c:	0019      	movs	r1, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459e:	2280      	movs	r2, #128	; 0x80
 80045a0:	4013      	ands	r3, r2
 80045a2:	d00b      	beq.n	80045bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	4a0e      	ldr	r2, [pc, #56]	; (80045e4 <UART_AdvFeatureConfig+0x164>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	0019      	movs	r1, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	605a      	str	r2, [r3, #4]
  }
}
 80045bc:	46c0      	nop			; (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	fffdffff 	.word	0xfffdffff
 80045c8:	fffeffff 	.word	0xfffeffff
 80045cc:	fffbffff 	.word	0xfffbffff
 80045d0:	ffff7fff 	.word	0xffff7fff
 80045d4:	ffffefff 	.word	0xffffefff
 80045d8:	ffffdfff 	.word	0xffffdfff
 80045dc:	ffefffff 	.word	0xffefffff
 80045e0:	ff9fffff 	.word	0xff9fffff
 80045e4:	fff7ffff 	.word	0xfff7ffff

080045e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2290      	movs	r2, #144	; 0x90
 80045f4:	2100      	movs	r1, #0
 80045f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045f8:	f7fc fc08 	bl	8000e0c <HAL_GetTick>
 80045fc:	0003      	movs	r3, r0
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2208      	movs	r2, #8
 8004608:	4013      	ands	r3, r2
 800460a:	2b08      	cmp	r3, #8
 800460c:	d10c      	bne.n	8004628 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2280      	movs	r2, #128	; 0x80
 8004612:	0391      	lsls	r1, r2, #14
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	4a1a      	ldr	r2, [pc, #104]	; (8004680 <UART_CheckIdleState+0x98>)
 8004618:	9200      	str	r2, [sp, #0]
 800461a:	2200      	movs	r2, #0
 800461c:	f000 f832 	bl	8004684 <UART_WaitOnFlagUntilTimeout>
 8004620:	1e03      	subs	r3, r0, #0
 8004622:	d001      	beq.n	8004628 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e026      	b.n	8004676 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2204      	movs	r2, #4
 8004630:	4013      	ands	r3, r2
 8004632:	2b04      	cmp	r3, #4
 8004634:	d10c      	bne.n	8004650 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2280      	movs	r2, #128	; 0x80
 800463a:	03d1      	lsls	r1, r2, #15
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	4a10      	ldr	r2, [pc, #64]	; (8004680 <UART_CheckIdleState+0x98>)
 8004640:	9200      	str	r2, [sp, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	f000 f81e 	bl	8004684 <UART_WaitOnFlagUntilTimeout>
 8004648:	1e03      	subs	r3, r0, #0
 800464a:	d001      	beq.n	8004650 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e012      	b.n	8004676 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2288      	movs	r2, #136	; 0x88
 8004654:	2120      	movs	r1, #32
 8004656:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	228c      	movs	r2, #140	; 0x8c
 800465c:	2120      	movs	r1, #32
 800465e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2284      	movs	r2, #132	; 0x84
 8004670:	2100      	movs	r1, #0
 8004672:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	0018      	movs	r0, r3
 8004678:	46bd      	mov	sp, r7
 800467a:	b004      	add	sp, #16
 800467c:	bd80      	pop	{r7, pc}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	01ffffff 	.word	0x01ffffff

08004684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b094      	sub	sp, #80	; 0x50
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	603b      	str	r3, [r7, #0]
 8004690:	1dfb      	adds	r3, r7, #7
 8004692:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004694:	e0a7      	b.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004696:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004698:	3301      	adds	r3, #1
 800469a:	d100      	bne.n	800469e <UART_WaitOnFlagUntilTimeout+0x1a>
 800469c:	e0a3      	b.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800469e:	f7fc fbb5 	bl	8000e0c <HAL_GetTick>
 80046a2:	0002      	movs	r2, r0
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d302      	bcc.n	80046b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80046ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d13f      	bne.n	8004734 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b4:	f3ef 8310 	mrs	r3, PRIMASK
 80046b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80046ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80046bc:	647b      	str	r3, [r7, #68]	; 0x44
 80046be:	2301      	movs	r3, #1
 80046c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c4:	f383 8810 	msr	PRIMASK, r3
}
 80046c8:	46c0      	nop			; (mov r8, r8)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	494e      	ldr	r1, [pc, #312]	; (8004810 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80046d6:	400a      	ands	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046dc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	f383 8810 	msr	PRIMASK, r3
}
 80046e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e6:	f3ef 8310 	mrs	r3, PRIMASK
 80046ea:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80046ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ee:	643b      	str	r3, [r7, #64]	; 0x40
 80046f0:	2301      	movs	r3, #1
 80046f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f6:	f383 8810 	msr	PRIMASK, r3
}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2101      	movs	r1, #1
 8004708:	438a      	bics	r2, r1
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800470e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004712:	f383 8810 	msr	PRIMASK, r3
}
 8004716:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2288      	movs	r2, #136	; 0x88
 800471c:	2120      	movs	r1, #32
 800471e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	228c      	movs	r2, #140	; 0x8c
 8004724:	2120      	movs	r1, #32
 8004726:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2284      	movs	r2, #132	; 0x84
 800472c:	2100      	movs	r1, #0
 800472e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e069      	b.n	8004808 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2204      	movs	r2, #4
 800473c:	4013      	ands	r3, r2
 800473e:	d052      	beq.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	69da      	ldr	r2, [r3, #28]
 8004746:	2380      	movs	r3, #128	; 0x80
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	401a      	ands	r2, r3
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	429a      	cmp	r2, r3
 8004752:	d148      	bne.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2280      	movs	r2, #128	; 0x80
 800475a:	0112      	lsls	r2, r2, #4
 800475c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800475e:	f3ef 8310 	mrs	r3, PRIMASK
 8004762:	613b      	str	r3, [r7, #16]
  return(result);
 8004764:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004766:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004768:	2301      	movs	r3, #1
 800476a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	f383 8810 	msr	PRIMASK, r3
}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4924      	ldr	r1, [pc, #144]	; (8004810 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004780:	400a      	ands	r2, r1
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004786:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	f383 8810 	msr	PRIMASK, r3
}
 800478e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004790:	f3ef 8310 	mrs	r3, PRIMASK
 8004794:	61fb      	str	r3, [r7, #28]
  return(result);
 8004796:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004798:	64bb      	str	r3, [r7, #72]	; 0x48
 800479a:	2301      	movs	r3, #1
 800479c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	f383 8810 	msr	PRIMASK, r3
}
 80047a4:	46c0      	nop			; (mov r8, r8)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2101      	movs	r1, #1
 80047b2:	438a      	bics	r2, r1
 80047b4:	609a      	str	r2, [r3, #8]
 80047b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	f383 8810 	msr	PRIMASK, r3
}
 80047c0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2288      	movs	r2, #136	; 0x88
 80047c6:	2120      	movs	r1, #32
 80047c8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	228c      	movs	r2, #140	; 0x8c
 80047ce:	2120      	movs	r1, #32
 80047d0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2290      	movs	r2, #144	; 0x90
 80047d6:	2120      	movs	r1, #32
 80047d8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2284      	movs	r2, #132	; 0x84
 80047de:	2100      	movs	r1, #0
 80047e0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e010      	b.n	8004808 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69db      	ldr	r3, [r3, #28]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	4013      	ands	r3, r2
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	425a      	negs	r2, r3
 80047f6:	4153      	adcs	r3, r2
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	001a      	movs	r2, r3
 80047fc:	1dfb      	adds	r3, r7, #7
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	429a      	cmp	r2, r3
 8004802:	d100      	bne.n	8004806 <UART_WaitOnFlagUntilTimeout+0x182>
 8004804:	e747      	b.n	8004696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	0018      	movs	r0, r3
 800480a:	46bd      	mov	sp, r7
 800480c:	b014      	add	sp, #80	; 0x50
 800480e:	bd80      	pop	{r7, pc}
 8004810:	fffffe5f 	.word	0xfffffe5f

08004814 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2284      	movs	r2, #132	; 0x84
 8004820:	5c9b      	ldrb	r3, [r3, r2]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_UARTEx_DisableFifoMode+0x16>
 8004826:	2302      	movs	r3, #2
 8004828:	e027      	b.n	800487a <HAL_UARTEx_DisableFifoMode+0x66>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2284      	movs	r2, #132	; 0x84
 800482e:	2101      	movs	r1, #1
 8004830:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2288      	movs	r2, #136	; 0x88
 8004836:	2124      	movs	r1, #36	; 0x24
 8004838:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2101      	movs	r1, #1
 800484e:	438a      	bics	r2, r1
 8004850:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4a0b      	ldr	r2, [pc, #44]	; (8004884 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004856:	4013      	ands	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2288      	movs	r2, #136	; 0x88
 800486c:	2120      	movs	r1, #32
 800486e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2284      	movs	r2, #132	; 0x84
 8004874:	2100      	movs	r1, #0
 8004876:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	0018      	movs	r0, r3
 800487c:	46bd      	mov	sp, r7
 800487e:	b004      	add	sp, #16
 8004880:	bd80      	pop	{r7, pc}
 8004882:	46c0      	nop			; (mov r8, r8)
 8004884:	dfffffff 	.word	0xdfffffff

08004888 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2284      	movs	r2, #132	; 0x84
 8004896:	5c9b      	ldrb	r3, [r3, r2]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800489c:	2302      	movs	r3, #2
 800489e:	e02e      	b.n	80048fe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2284      	movs	r2, #132	; 0x84
 80048a4:	2101      	movs	r1, #1
 80048a6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2288      	movs	r2, #136	; 0x88
 80048ac:	2124      	movs	r1, #36	; 0x24
 80048ae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2101      	movs	r1, #1
 80048c4:	438a      	bics	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	08d9      	lsrs	r1, r3, #3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	0018      	movs	r0, r3
 80048e0:	f000 f854 	bl	800498c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2288      	movs	r2, #136	; 0x88
 80048f0:	2120      	movs	r1, #32
 80048f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2284      	movs	r2, #132	; 0x84
 80048f8:	2100      	movs	r1, #0
 80048fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	b004      	add	sp, #16
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2284      	movs	r2, #132	; 0x84
 8004916:	5c9b      	ldrb	r3, [r3, r2]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800491c:	2302      	movs	r3, #2
 800491e:	e02f      	b.n	8004980 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2284      	movs	r2, #132	; 0x84
 8004924:	2101      	movs	r1, #1
 8004926:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2288      	movs	r2, #136	; 0x88
 800492c:	2124      	movs	r1, #36	; 0x24
 800492e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2101      	movs	r1, #1
 8004944:	438a      	bics	r2, r1
 8004946:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	4a0e      	ldr	r2, [pc, #56]	; (8004988 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004950:	4013      	ands	r3, r2
 8004952:	0019      	movs	r1, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	0018      	movs	r0, r3
 8004962:	f000 f813 	bl	800498c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2288      	movs	r2, #136	; 0x88
 8004972:	2120      	movs	r1, #32
 8004974:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2284      	movs	r2, #132	; 0x84
 800497a:	2100      	movs	r1, #0
 800497c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	0018      	movs	r0, r3
 8004982:	46bd      	mov	sp, r7
 8004984:	b004      	add	sp, #16
 8004986:	bd80      	pop	{r7, pc}
 8004988:	f1ffffff 	.word	0xf1ffffff

0800498c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800498c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004998:	2b00      	cmp	r3, #0
 800499a:	d108      	bne.n	80049ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	226a      	movs	r2, #106	; 0x6a
 80049a0:	2101      	movs	r1, #1
 80049a2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2268      	movs	r2, #104	; 0x68
 80049a8:	2101      	movs	r1, #1
 80049aa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80049ac:	e043      	b.n	8004a36 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80049ae:	260f      	movs	r6, #15
 80049b0:	19bb      	adds	r3, r7, r6
 80049b2:	2208      	movs	r2, #8
 80049b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80049b6:	200e      	movs	r0, #14
 80049b8:	183b      	adds	r3, r7, r0
 80049ba:	2208      	movs	r2, #8
 80049bc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	0e5b      	lsrs	r3, r3, #25
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	240d      	movs	r4, #13
 80049ca:	193b      	adds	r3, r7, r4
 80049cc:	2107      	movs	r1, #7
 80049ce:	400a      	ands	r2, r1
 80049d0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	0f5b      	lsrs	r3, r3, #29
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	250c      	movs	r5, #12
 80049de:	197b      	adds	r3, r7, r5
 80049e0:	2107      	movs	r1, #7
 80049e2:	400a      	ands	r2, r1
 80049e4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049e6:	183b      	adds	r3, r7, r0
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	197a      	adds	r2, r7, r5
 80049ec:	7812      	ldrb	r2, [r2, #0]
 80049ee:	4914      	ldr	r1, [pc, #80]	; (8004a40 <UARTEx_SetNbDataToProcess+0xb4>)
 80049f0:	5c8a      	ldrb	r2, [r1, r2]
 80049f2:	435a      	muls	r2, r3
 80049f4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80049f6:	197b      	adds	r3, r7, r5
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	4a12      	ldr	r2, [pc, #72]	; (8004a44 <UARTEx_SetNbDataToProcess+0xb8>)
 80049fc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049fe:	0019      	movs	r1, r3
 8004a00:	f7fb fc0a 	bl	8000218 <__divsi3>
 8004a04:	0003      	movs	r3, r0
 8004a06:	b299      	uxth	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	226a      	movs	r2, #106	; 0x6a
 8004a0c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a0e:	19bb      	adds	r3, r7, r6
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	193a      	adds	r2, r7, r4
 8004a14:	7812      	ldrb	r2, [r2, #0]
 8004a16:	490a      	ldr	r1, [pc, #40]	; (8004a40 <UARTEx_SetNbDataToProcess+0xb4>)
 8004a18:	5c8a      	ldrb	r2, [r1, r2]
 8004a1a:	435a      	muls	r2, r3
 8004a1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a1e:	193b      	adds	r3, r7, r4
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	4a08      	ldr	r2, [pc, #32]	; (8004a44 <UARTEx_SetNbDataToProcess+0xb8>)
 8004a24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a26:	0019      	movs	r1, r3
 8004a28:	f7fb fbf6 	bl	8000218 <__divsi3>
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	b299      	uxth	r1, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2268      	movs	r2, #104	; 0x68
 8004a34:	5299      	strh	r1, [r3, r2]
}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b005      	add	sp, #20
 8004a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	08004b84 	.word	0x08004b84
 8004a44:	08004b8c 	.word	0x08004b8c

08004a48 <memset>:
 8004a48:	0003      	movs	r3, r0
 8004a4a:	1882      	adds	r2, r0, r2
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d100      	bne.n	8004a52 <memset+0xa>
 8004a50:	4770      	bx	lr
 8004a52:	7019      	strb	r1, [r3, #0]
 8004a54:	3301      	adds	r3, #1
 8004a56:	e7f9      	b.n	8004a4c <memset+0x4>

08004a58 <__libc_init_array>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	2600      	movs	r6, #0
 8004a5c:	4c0c      	ldr	r4, [pc, #48]	; (8004a90 <__libc_init_array+0x38>)
 8004a5e:	4d0d      	ldr	r5, [pc, #52]	; (8004a94 <__libc_init_array+0x3c>)
 8004a60:	1b64      	subs	r4, r4, r5
 8004a62:	10a4      	asrs	r4, r4, #2
 8004a64:	42a6      	cmp	r6, r4
 8004a66:	d109      	bne.n	8004a7c <__libc_init_array+0x24>
 8004a68:	2600      	movs	r6, #0
 8004a6a:	f000 f819 	bl	8004aa0 <_init>
 8004a6e:	4c0a      	ldr	r4, [pc, #40]	; (8004a98 <__libc_init_array+0x40>)
 8004a70:	4d0a      	ldr	r5, [pc, #40]	; (8004a9c <__libc_init_array+0x44>)
 8004a72:	1b64      	subs	r4, r4, r5
 8004a74:	10a4      	asrs	r4, r4, #2
 8004a76:	42a6      	cmp	r6, r4
 8004a78:	d105      	bne.n	8004a86 <__libc_init_array+0x2e>
 8004a7a:	bd70      	pop	{r4, r5, r6, pc}
 8004a7c:	00b3      	lsls	r3, r6, #2
 8004a7e:	58eb      	ldr	r3, [r5, r3]
 8004a80:	4798      	blx	r3
 8004a82:	3601      	adds	r6, #1
 8004a84:	e7ee      	b.n	8004a64 <__libc_init_array+0xc>
 8004a86:	00b3      	lsls	r3, r6, #2
 8004a88:	58eb      	ldr	r3, [r5, r3]
 8004a8a:	4798      	blx	r3
 8004a8c:	3601      	adds	r6, #1
 8004a8e:	e7f2      	b.n	8004a76 <__libc_init_array+0x1e>
 8004a90:	08004b9c 	.word	0x08004b9c
 8004a94:	08004b9c 	.word	0x08004b9c
 8004a98:	08004ba0 	.word	0x08004ba0
 8004a9c:	08004b9c 	.word	0x08004b9c

08004aa0 <_init>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	46c0      	nop			; (mov r8, r8)
 8004aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa6:	bc08      	pop	{r3}
 8004aa8:	469e      	mov	lr, r3
 8004aaa:	4770      	bx	lr

08004aac <_fini>:
 8004aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ab2:	bc08      	pop	{r3}
 8004ab4:	469e      	mov	lr, r3
 8004ab6:	4770      	bx	lr
