//===- handle-sopp.cpp - Hotswap transpiler -------------------------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "hotswap/raiser/handlers.h"

#include "hotswap/decoder/amdgpu-mc-tables.h"

#include "MCTargetDesc/AMDGPUMCTargetDesc.h"

#include "llvm/IR/IntrinsicsAMDGPU.h"
#include "llvm/MC/MCSubtargetInfo.h"

#include <cassert>

#include "llvm/IR/LLVMContext.h"
#include "llvm/Support/AtomicOrdering.h"

using namespace llvm;

namespace COMGR::hotswap {

namespace {

// Wait for every memory counter the target tracks, as one sequentially
// consistent agent-scope fence.
//
// Counter identities do not correspond across ISA families and no wait
// intrinsic exists on all of them, so the fence stands in for whichever
// counter the source named and the backend expands it for the target. The
// source's count is dropped along with the identity, a count naming a position
// in an issue order that raising does not preserve. Agent is the weakest scope
// that still expands to a wait everywhere: a narrower scope drops the wait on a
// target whose caches already order that scope, which suits a fence pairing
// with another thread but not a counter, which only has to have retired.
void emitMemoryWaitAll(RaiseContext &Ctx) {
  IRBuilder<> &B = Ctx.B;
  B.CreateFence(AtomicOrdering::SequentiallyConsistent,
                B.getContext().getOrInsertSyncScopeID("agent"));
}

// Raise a wave priority write to the matching intrinsic. Refuse a source that
// composes the priority with a dispatch-time system priority, which is not
// available to the raise, leaving the resulting wave ordering unreproducible.
Error raiseWavePriority(RaiseContext &Ctx, const DecodedInst &Di) {
  if (Ctx.Projection.SourceSTI.hasFeature(AMDGPU::FeatureGFX1250Insts))
    return RaiseFailure::atInstruction(
        RaiseFailureReason::UnsupportedWavePriority,
        strippedMnemonic(Ctx.MC, Di.Inst), Di.Offset,
        formatName(Di.TargetSpecificFlags),
        "source wave priority composes with a dispatch-time system priority "
        "that is not available to the raise");

  int16_t ImmIdx = COMGR::hotswap::getNamedOperandIdx(Di.Inst.getOpcode(),
                                                      AMDGPU::OpName::simm16);
  assert(ImmIdx >= 0 && "every priority write encodes simm16");
  std::optional<int64_t> Imm = evalOperandAsConst(Di.Inst, ImmIdx);
  assert(Imm && "simm16 of a priority write is always an immediate");

  IRBuilder<> &B = Ctx.B;
  Intrinsic::ID Id = Di.CanonOp == CanonicalOp::S_SETPRIO
                         ? Intrinsic::amdgcn_s_setprio
                         : Intrinsic::amdgcn_s_setprio_inc_wg;
  B.CreateIntrinsic(Id, {}, {B.getInt16(static_cast<uint16_t>(*Imm))});
  return Error::success();
}

} // namespace

Error handleSOPP(RaiseContext &Ctx, const DecodedInst &Di, OperandResolver &) {
  switch (Di.CanonOp) {
  case CanonicalOp::S_ENDPGM:
    Ctx.B.CreateRetVoid();
    return Error::success();

  case CanonicalOp::S_WAITCNT:
  case CanonicalOp::S_WAIT_LOADCNT:
  case CanonicalOp::S_WAIT_STORECNT:
  case CanonicalOp::S_WAIT_DSCNT:
  case CanonicalOp::S_WAIT_KMCNT:
  case CanonicalOp::S_WAIT_EXPCNT:
  case CanonicalOp::S_WAIT_SAMPLECNT:
  case CanonicalOp::S_WAIT_BVHCNT:
  case CanonicalOp::S_WAIT_EVENT:
  case CanonicalOp::S_WAIT_LOADCNT_DSCNT:
  case CanonicalOp::S_WAIT_STORECNT_DSCNT:
  case CanonicalOp::S_WAIT_IDLE:
    emitMemoryWaitAll(Ctx);
    return Error::success();

  // No asynchronous transfer or tensor operation raises, so a kernel that
  // raises has none of that work in flight for these to wait on.
  case CanonicalOp::S_WAIT_ASYNCCNT:
  case CanonicalOp::S_WAIT_TENSORCNT:
    return Error::success();

  // XCNT tracks address translation and the ALU counters track register
  // hazards; both stop a later instruction from overwriting a register an
  // earlier one still needs. Where such a wait belongs depends on the register
  // assignment, which raising discards and the backend remakes.
  case CanonicalOp::S_WAIT_XCNT:
  case CanonicalOp::S_WAIT_ALU:
    return Error::success();

  case CanonicalOp::S_SETPRIO:
  case CanonicalOp::S_SETPRIO_INC_WG:
    return raiseWavePriority(Ctx, Di);

  // None of these changes program state the raised IR represents. A sleep and
  // the wakeup that ends one bound how long a wave stalls, not whether it
  // proceeds, so dropping them leaves a wave that stalled for zero cycles.
  case CanonicalOp::S_NOP:
  case CanonicalOp::S_SLEEP:
  case CanonicalOp::S_MONITOR_SLEEP:
  case CanonicalOp::S_WAKEUP:
  case CanonicalOp::S_CLAUSE:
  case CanonicalOp::S_DELAY_ALU:
  case CanonicalOp::S_CODE_END:
  case CanonicalOp::S_INCPERFLEVEL:
  case CanonicalOp::S_DECPERFLEVEL:
  case CanonicalOp::S_TTRACEDATA:
  case CanonicalOp::S_TTRACEDATA_IMM:
  case CanonicalOp::S_ICACHE_INV:
    return Error::success();

  default:
    break;
  }

  return unsupported(Ctx, Di);
}

} // namespace COMGR::hotswap
