// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module aes_main_AddRoundKey_InversMixColumn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        statemt_address0,
        statemt_ce0,
        statemt_we0,
        statemt_d0,
        statemt_q0,
        statemt_address1,
        statemt_ce1,
        statemt_we1,
        statemt_d1,
        statemt_q1,
        n,
        word_address0,
        word_ce0,
        word_q0,
        word_address1,
        word_ce1,
        word_q1
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] statemt_address0;
output   statemt_ce0;
output   statemt_we0;
output  [31:0] statemt_d0;
input  [31:0] statemt_q0;
output  [4:0] statemt_address1;
output   statemt_ce1;
output   statemt_we1;
output  [31:0] statemt_d1;
input  [31:0] statemt_q1;
input  [3:0] n;
output  [8:0] word_address0;
output   word_ce0;
input  [31:0] word_q0;
output  [8:0] word_address1;
output   word_ce1;
input  [31:0] word_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] statemt_address0;
reg statemt_ce0;
reg statemt_we0;
reg[31:0] statemt_d0;
reg[4:0] statemt_address1;
reg statemt_ce1;
reg statemt_we1;
reg[31:0] statemt_d1;
reg[8:0] word_address0;
reg word_ce0;
reg[8:0] word_address1;
reg word_ce1;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_319_p2;
reg   [31:0] reg_351;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_325_p2;
reg   [31:0] reg_356;
wire   [5:0] mul_fu_361_p3;
reg   [5:0] mul_reg_1283;
wire   [5:0] add_ln382_fu_393_p2;
reg   [5:0] add_ln382_reg_1291;
wire    ap_CS_fsm_state2;
wire   [3:0] shl_ln_fu_422_p3;
reg   [3:0] shl_ln_reg_1306;
reg   [4:0] statemt_addr_reg_1312;
reg   [4:0] statemt_addr_38_reg_1317;
reg   [4:0] statemt_addr_39_reg_1339;
reg   [4:0] statemt_addr_40_reg_1344;
wire   [2:0] add_ln389_fu_510_p2;
reg   [2:0] add_ln389_reg_1352;
wire    ap_CS_fsm_state6;
wire   [1:0] empty_fu_516_p1;
reg   [1:0] empty_reg_1357;
wire   [3:0] tmp_s_fu_520_p3;
reg   [3:0] tmp_s_reg_1364;
wire   [2:0] add_ln404_fu_539_p2;
reg   [2:0] add_ln404_reg_1379;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln394_fu_554_p1;
reg   [63:0] zext_ln394_reg_1384;
wire   [1:0] trunc_ln414_fu_575_p1;
reg   [1:0] trunc_ln414_reg_1399;
reg   [31:0] statemt_load_38_reg_1405;
wire    ap_CS_fsm_state8;
wire   [31:0] xor_ln431_2_fu_903_p2;
reg   [31:0] xor_ln431_2_reg_1420;
wire   [3:0] shl_ln5_fu_1227_p3;
reg   [3:0] shl_ln5_reg_1428;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln438_fu_1235_p1;
reg   [63:0] zext_ln438_reg_1434;
wire   [63:0] zext_ln439_fu_1246_p1;
reg   [63:0] zext_ln439_reg_1444;
wire   [63:0] zext_ln440_fu_1261_p1;
reg   [63:0] zext_ln440_reg_1454;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln441_fu_1271_p1;
reg   [63:0] zext_ln441_reg_1464;
reg   [4:0] ret_address0;
reg    ret_ce0;
reg    ret_we0;
wire   [31:0] ret_d0;
wire   [31:0] ret_q0;
reg   [4:0] ret_address1;
reg    ret_ce1;
wire   [31:0] ret_q1;
reg   [2:0] i_3_reg_308;
wire   [0:0] icmp_ln389_fu_504_p2;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln382_fu_398_p1;
wire   [0:0] icmp_ln380_fu_377_p2;
wire   [63:0] zext_ln383_1_fu_413_p1;
wire   [63:0] zext_ln382_1_fu_430_p1;
wire   [63:0] zext_ln383_fu_441_p1;
wire   [63:0] zext_ln384_1_fu_465_p1;
wire   [63:0] zext_ln385_1_fu_476_p1;
wire   [63:0] zext_ln384_fu_486_p1;
wire   [63:0] zext_ln385_fu_496_p1;
wire   [0:0] icmp_ln392_fu_533_p2;
wire   [63:0] zext_ln404_fu_570_p1;
wire   [63:0] zext_ln414_fu_881_p1;
wire   [63:0] zext_ln424_fu_898_p1;
wire   [0:0] icmp_ln436_fu_1211_p2;
wire    ap_CS_fsm_state12;
reg   [2:0] j_fu_92;
wire   [2:0] add_ln380_fu_383_p2;
reg   [2:0] j_3_fu_100;
reg   [2:0] i_fu_104;
wire   [2:0] add_ln436_fu_1217_p2;
wire    ap_CS_fsm_state5;
wire   [5:0] zext_ln380_fu_389_p1;
wire   [7:0] zext_ln382_3_fu_403_p1;
wire   [7:0] add_ln383_fu_407_p2;
wire   [1:0] trunc_ln382_fu_418_p1;
wire   [3:0] or_ln383_fu_435_p2;
wire   [8:0] zext_ln382_2_fu_456_p1;
wire   [8:0] add_ln384_fu_459_p2;
wire   [8:0] add_ln385_fu_470_p2;
wire   [3:0] or_ln384_fu_481_p2;
wire   [3:0] or_ln385_fu_491_p2;
wire   [3:0] zext_ln392_fu_545_p1;
wire   [3:0] add_ln394_fu_549_p2;
wire   [1:0] empty_71_fu_559_p1;
wire   [3:0] add_ln404_1_fu_563_p3;
wire   [23:0] grp_fu_331_p4;
wire   [31:0] and_ln_fu_583_p3;
wire   [29:0] trunc_ln395_fu_597_p1;
wire   [30:0] trunc_ln_fu_601_p3;
wire   [0:0] icmp_ln395_fu_591_p2;
wire   [30:0] xor_ln395_fu_609_p2;
wire   [30:0] select_ln395_fu_615_p3;
wire   [30:0] trunc_ln396_fu_623_p1;
wire   [30:0] xor_ln397_fu_627_p2;
wire   [23:0] tmp_19_fu_633_p4;
wire   [31:0] and_ln8_fu_643_p3;
wire   [30:0] shl_ln398_fu_657_p2;
wire   [0:0] icmp_ln398_fu_651_p2;
wire   [30:0] xor_ln398_fu_663_p2;
wire   [30:0] select_ln398_fu_669_p3;
wire   [30:0] xor_ln400_fu_677_p2;
wire   [23:0] tmp_20_fu_691_p4;
wire   [31:0] and_ln9_fu_701_p3;
wire   [31:0] x_fu_683_p3;
wire   [0:0] icmp_ln401_fu_709_p2;
wire   [31:0] xor_ln401_fu_715_p2;
wire   [29:0] trunc_ln377_fu_729_p1;
wire   [23:0] grp_fu_341_p4;
wire   [31:0] and_ln1_fu_741_p3;
wire   [30:0] trunc_ln7_fu_733_p3;
wire   [0:0] icmp_ln405_fu_749_p2;
wire   [30:0] x_13_fu_755_p2;
wire   [30:0] select_ln405_fu_761_p3;
wire   [23:0] tmp_22_fu_769_p4;
wire   [31:0] and_ln2_fu_779_p3;
wire   [30:0] shl_ln407_fu_793_p2;
wire   [0:0] icmp_ln407_fu_787_p2;
wire   [30:0] xor_ln407_fu_799_p2;
wire   [30:0] select_ln407_fu_805_p3;
wire   [30:0] trunc_ln408_fu_813_p1;
wire   [30:0] xor_ln409_fu_817_p2;
wire   [23:0] tmp_23_fu_831_p4;
wire   [31:0] and_ln3_fu_841_p3;
wire   [31:0] x_14_fu_823_p3;
wire   [0:0] icmp_ln410_fu_849_p2;
wire   [31:0] x_15_fu_855_p2;
wire   [1:0] xor_ln414_fu_869_p2;
wire   [3:0] or_ln_fu_874_p3;
wire   [1:0] add_ln424_fu_886_p2;
wire   [3:0] or_ln1_fu_891_p3;
wire   [31:0] x_12_fu_721_p3;
wire   [31:0] x_16_fu_861_p3;
wire   [31:0] and_ln4_fu_909_p3;
wire   [29:0] trunc_ln415_fu_923_p1;
wire   [30:0] trunc_ln1_fu_927_p3;
wire   [0:0] icmp_ln415_fu_917_p2;
wire   [30:0] xor_ln415_fu_935_p2;
wire   [30:0] select_ln415_fu_941_p3;
wire   [30:0] trunc_ln416_fu_949_p1;
wire   [30:0] xor_ln417_fu_953_p2;
wire   [23:0] tmp_25_fu_965_p4;
wire   [31:0] and_ln5_fu_975_p3;
wire   [30:0] shl_ln377_fu_959_p2;
wire   [0:0] icmp_ln418_fu_983_p2;
wire   [30:0] x_17_fu_989_p2;
wire   [30:0] select_ln418_fu_995_p3;
wire   [23:0] tmp_26_fu_1011_p4;
wire   [31:0] and_ln6_fu_1021_p3;
wire   [31:0] x_18_fu_1003_p3;
wire   [0:0] icmp_ln420_fu_1029_p2;
wire   [31:0] xor_ln420_fu_1035_p2;
wire   [29:0] trunc_ln377_1_fu_1049_p1;
wire   [31:0] and_ln7_fu_1061_p3;
wire   [30:0] trunc_ln377_2_fu_1053_p3;
wire   [0:0] icmp_ln425_fu_1069_p2;
wire   [30:0] x_20_fu_1075_p2;
wire   [30:0] select_ln425_fu_1081_p3;
wire   [23:0] tmp_28_fu_1095_p4;
wire   [31:0] and_ln10_fu_1105_p3;
wire   [30:0] shl_ln377_1_fu_1089_p2;
wire   [0:0] icmp_ln427_fu_1113_p2;
wire   [30:0] xor_ln427_fu_1119_p2;
wire   [30:0] select_ln427_fu_1125_p3;
wire   [23:0] tmp_29_fu_1141_p4;
wire   [31:0] and_ln11_fu_1151_p3;
wire   [31:0] x_21_fu_1133_p3;
wire   [0:0] icmp_ln429_fu_1159_p2;
wire   [31:0] x_22_fu_1165_p2;
wire   [31:0] xor_ln431_fu_1179_p2;
wire   [31:0] x_19_fu_1041_p3;
wire   [31:0] x_23_fu_1171_p3;
wire   [31:0] xor_ln431_3_fu_1190_p2;
wire   [31:0] xor_ln431_4_fu_1196_p2;
wire   [31:0] xor_ln431_1_fu_1184_p2;
wire   [1:0] trunc_ln438_fu_1223_p1;
wire   [3:0] or_ln439_fu_1240_p2;
wire   [3:0] or_ln440_fu_1256_p2;
wire   [3:0] or_ln441_fu_1266_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 j_fu_92 = 3'd0;
#0 j_3_fu_100 = 3'd0;
#0 i_fu_104 = 3'd0;
end

aes_main_AddRoundKey_InversMixColumn_ret_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ret_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ret_address0),
    .ce0(ret_ce0),
    .we0(ret_we0),
    .d0(ret_d0),
    .q0(ret_q0),
    .address1(ret_address1),
    .ce1(ret_ce1),
    .q1(ret_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_3_reg_308 <= add_ln404_reg_1379;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln389_fu_504_p2 == 1'd0))) begin
        i_3_reg_308 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln389_fu_504_p2 == 1'd1))) begin
        i_fu_104 <= 3'd0;
    end else if (((icmp_ln436_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_fu_104 <= add_ln436_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln380_fu_377_p2 == 1'd1))) begin
        j_3_fu_100 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln392_fu_533_p2 == 1'd1))) begin
        j_3_fu_100 <= add_ln389_reg_1352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_92 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln380_fu_377_p2 == 1'd0))) begin
        j_fu_92 <= add_ln380_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln382_reg_1291 <= add_ln382_fu_393_p2;
        shl_ln_reg_1306[3 : 2] <= shl_ln_fu_422_p3[3 : 2];
        statemt_addr_38_reg_1317[3 : 2] <= zext_ln383_fu_441_p1[3 : 2];
        statemt_addr_reg_1312[3 : 2] <= zext_ln382_1_fu_430_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln389_reg_1352 <= add_ln389_fu_510_p2;
        empty_reg_1357 <= empty_fu_516_p1;
        tmp_s_reg_1364[3 : 2] <= tmp_s_fu_520_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln404_reg_1379 <= add_ln404_fu_539_p2;
        trunc_ln414_reg_1399 <= trunc_ln414_fu_575_p1;
        zext_ln394_reg_1384[3 : 0] <= zext_ln394_fu_554_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_reg_1283[5 : 2] <= mul_fu_361_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_351 <= grp_fu_319_p2;
        reg_356 <= grp_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        shl_ln5_reg_1428[3 : 2] <= shl_ln5_fu_1227_p3[3 : 2];
        zext_ln438_reg_1434[3 : 2] <= zext_ln438_fu_1235_p1[3 : 2];
        zext_ln439_reg_1444[3 : 2] <= zext_ln439_fu_1246_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        statemt_addr_39_reg_1339[3 : 2] <= zext_ln384_fu_486_p1[3 : 2];
        statemt_addr_40_reg_1344[3 : 2] <= zext_ln385_fu_496_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        statemt_load_38_reg_1405 <= statemt_q0;
        xor_ln431_2_reg_1420 <= xor_ln431_2_fu_903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        zext_ln440_reg_1454[3 : 2] <= zext_ln440_fu_1261_p1[3 : 2];
        zext_ln441_reg_1464[3 : 2] <= zext_ln441_fu_1271_p1[3 : 2];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln436_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln436_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ret_address0 = zext_ln440_fu_1261_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ret_address0 = zext_ln439_fu_1246_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ret_address0 = zext_ln394_reg_1384;
    end else begin
        ret_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ret_address1 = zext_ln441_fu_1271_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ret_address1 = zext_ln438_fu_1235_p1;
    end else begin
        ret_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        ret_ce0 = 1'b1;
    end else begin
        ret_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        ret_ce1 = 1'b1;
    end else begin
        ret_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ret_we0 = 1'b1;
    end else begin
        ret_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_address0 = zext_ln441_reg_1464;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_address0 = zext_ln439_reg_1444;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        statemt_address0 = zext_ln424_fu_898_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        statemt_address0 = zext_ln404_fu_570_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        statemt_address0 = statemt_addr_40_reg_1344;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        statemt_address0 = statemt_addr_38_reg_1317;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        statemt_address0 = zext_ln385_fu_496_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        statemt_address0 = zext_ln383_fu_441_p1;
    end else begin
        statemt_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_address1 = zext_ln440_reg_1454;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_address1 = zext_ln438_reg_1434;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        statemt_address1 = zext_ln414_fu_881_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        statemt_address1 = zext_ln394_fu_554_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        statemt_address1 = statemt_addr_39_reg_1339;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        statemt_address1 = statemt_addr_reg_1312;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        statemt_address1 = zext_ln384_fu_486_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        statemt_address1 = zext_ln382_1_fu_430_p1;
    end else begin
        statemt_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        statemt_ce0 = 1'b1;
    end else begin
        statemt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        statemt_ce1 = 1'b1;
    end else begin
        statemt_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_d0 = ret_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_d0 = ret_q0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        statemt_d0 = reg_356;
    end else begin
        statemt_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        statemt_d1 = ret_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        statemt_d1 = ret_q1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        statemt_d1 = reg_351;
    end else begin
        statemt_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        statemt_we0 = 1'b1;
    end else begin
        statemt_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        statemt_we1 = 1'b1;
    end else begin
        statemt_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        word_address0 = zext_ln385_1_fu_476_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_address0 = zext_ln383_1_fu_413_p1;
    end else begin
        word_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        word_address1 = zext_ln384_1_fu_465_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_address1 = zext_ln382_fu_398_p1;
    end else begin
        word_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        word_ce0 = 1'b1;
    end else begin
        word_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        word_ce1 = 1'b1;
    end else begin
        word_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln380_fu_377_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln389_fu_504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln392_fu_533_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln436_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln380_fu_383_p2 = (j_fu_92 + 3'd1);

assign add_ln382_fu_393_p2 = (zext_ln380_fu_389_p1 + mul_reg_1283);

assign add_ln383_fu_407_p2 = (zext_ln382_3_fu_403_p1 + 8'd120);

assign add_ln384_fu_459_p2 = (zext_ln382_2_fu_456_p1 + 9'd240);

assign add_ln385_fu_470_p2 = ($signed(zext_ln382_2_fu_456_p1) + $signed(9'd360));

assign add_ln389_fu_510_p2 = (j_3_fu_100 + 3'd1);

assign add_ln394_fu_549_p2 = (zext_ln392_fu_545_p1 + tmp_s_reg_1364);

assign add_ln404_1_fu_563_p3 = {{empty_reg_1357}, {empty_71_fu_559_p1}};

assign add_ln404_fu_539_p2 = (i_3_reg_308 + 3'd1);

assign add_ln424_fu_886_p2 = ($signed(trunc_ln414_reg_1399) + $signed(2'd3));

assign add_ln436_fu_1217_p2 = (i_fu_104 + 3'd1);

assign and_ln10_fu_1105_p3 = {{tmp_28_fu_1095_p4}, {8'd0}};

assign and_ln11_fu_1151_p3 = {{tmp_29_fu_1141_p4}, {8'd0}};

assign and_ln1_fu_741_p3 = {{grp_fu_341_p4}, {8'd0}};

assign and_ln2_fu_779_p3 = {{tmp_22_fu_769_p4}, {8'd0}};

assign and_ln3_fu_841_p3 = {{tmp_23_fu_831_p4}, {8'd0}};

assign and_ln4_fu_909_p3 = {{grp_fu_331_p4}, {8'd0}};

assign and_ln5_fu_975_p3 = {{tmp_25_fu_965_p4}, {8'd0}};

assign and_ln6_fu_1021_p3 = {{tmp_26_fu_1011_p4}, {8'd0}};

assign and_ln7_fu_1061_p3 = {{grp_fu_341_p4}, {8'd0}};

assign and_ln8_fu_643_p3 = {{tmp_19_fu_633_p4}, {8'd0}};

assign and_ln9_fu_701_p3 = {{tmp_20_fu_691_p4}, {8'd0}};

assign and_ln_fu_583_p3 = {{grp_fu_331_p4}, {8'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_71_fu_559_p1 = add_ln404_fu_539_p2[1:0];

assign empty_fu_516_p1 = j_3_fu_100[1:0];

assign grp_fu_319_p2 = (word_q1 ^ statemt_q1);

assign grp_fu_325_p2 = (word_q0 ^ statemt_q0);

assign grp_fu_331_p4 = {{statemt_q1[30:7]}};

assign grp_fu_341_p4 = {{statemt_q0[30:7]}};

assign icmp_ln380_fu_377_p2 = ((j_fu_92 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_504_p2 = ((j_3_fu_100 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln392_fu_533_p2 = ((i_3_reg_308 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_591_p2 = ((and_ln_fu_583_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln398_fu_651_p2 = ((and_ln8_fu_643_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln401_fu_709_p2 = ((and_ln9_fu_701_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln405_fu_749_p2 = ((and_ln1_fu_741_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln407_fu_787_p2 = ((and_ln2_fu_779_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln410_fu_849_p2 = ((and_ln3_fu_841_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_917_p2 = ((and_ln4_fu_909_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln418_fu_983_p2 = ((and_ln5_fu_975_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln420_fu_1029_p2 = ((and_ln6_fu_1021_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln425_fu_1069_p2 = ((and_ln7_fu_1061_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln427_fu_1113_p2 = ((and_ln10_fu_1105_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln429_fu_1159_p2 = ((and_ln11_fu_1151_p3 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln436_fu_1211_p2 = ((i_fu_104 == 3'd4) ? 1'b1 : 1'b0);

assign mul_fu_361_p3 = {{n}, {2'd0}};

assign or_ln1_fu_891_p3 = {{empty_reg_1357}, {add_ln424_fu_886_p2}};

assign or_ln383_fu_435_p2 = (shl_ln_fu_422_p3 | 4'd1);

assign or_ln384_fu_481_p2 = (shl_ln_reg_1306 | 4'd2);

assign or_ln385_fu_491_p2 = (shl_ln_reg_1306 | 4'd3);

assign or_ln439_fu_1240_p2 = (shl_ln5_fu_1227_p3 | 4'd1);

assign or_ln440_fu_1256_p2 = (shl_ln5_reg_1428 | 4'd2);

assign or_ln441_fu_1266_p2 = (shl_ln5_reg_1428 | 4'd3);

assign or_ln_fu_874_p3 = {{empty_reg_1357}, {xor_ln414_fu_869_p2}};

assign ret_d0 = (xor_ln431_4_fu_1196_p2 ^ xor_ln431_1_fu_1184_p2);

assign select_ln395_fu_615_p3 = ((icmp_ln395_fu_591_p2[0:0] == 1'b1) ? xor_ln395_fu_609_p2 : trunc_ln_fu_601_p3);

assign select_ln398_fu_669_p3 = ((icmp_ln398_fu_651_p2[0:0] == 1'b1) ? xor_ln398_fu_663_p2 : shl_ln398_fu_657_p2);

assign select_ln405_fu_761_p3 = ((icmp_ln405_fu_749_p2[0:0] == 1'b1) ? x_13_fu_755_p2 : trunc_ln7_fu_733_p3);

assign select_ln407_fu_805_p3 = ((icmp_ln407_fu_787_p2[0:0] == 1'b1) ? xor_ln407_fu_799_p2 : shl_ln407_fu_793_p2);

assign select_ln415_fu_941_p3 = ((icmp_ln415_fu_917_p2[0:0] == 1'b1) ? xor_ln415_fu_935_p2 : trunc_ln1_fu_927_p3);

assign select_ln418_fu_995_p3 = ((icmp_ln418_fu_983_p2[0:0] == 1'b1) ? x_17_fu_989_p2 : shl_ln377_fu_959_p2);

assign select_ln425_fu_1081_p3 = ((icmp_ln425_fu_1069_p2[0:0] == 1'b1) ? x_20_fu_1075_p2 : trunc_ln377_2_fu_1053_p3);

assign select_ln427_fu_1125_p3 = ((icmp_ln427_fu_1113_p2[0:0] == 1'b1) ? xor_ln427_fu_1119_p2 : shl_ln377_1_fu_1089_p2);

assign shl_ln377_1_fu_1089_p2 = select_ln425_fu_1081_p3 << 31'd1;

assign shl_ln377_fu_959_p2 = xor_ln417_fu_953_p2 << 31'd1;

assign shl_ln398_fu_657_p2 = xor_ln397_fu_627_p2 << 31'd1;

assign shl_ln407_fu_793_p2 = select_ln405_fu_761_p3 << 31'd1;

assign shl_ln5_fu_1227_p3 = {{trunc_ln438_fu_1223_p1}, {2'd0}};

assign shl_ln_fu_422_p3 = {{trunc_ln382_fu_418_p1}, {2'd0}};

assign tmp_19_fu_633_p4 = {{xor_ln397_fu_627_p2[30:7]}};

assign tmp_20_fu_691_p4 = {{xor_ln400_fu_677_p2[30:7]}};

assign tmp_22_fu_769_p4 = {{select_ln405_fu_761_p3[30:7]}};

assign tmp_23_fu_831_p4 = {{xor_ln409_fu_817_p2[30:7]}};

assign tmp_25_fu_965_p4 = {{xor_ln417_fu_953_p2[30:7]}};

assign tmp_26_fu_1011_p4 = {{select_ln418_fu_995_p3[30:7]}};

assign tmp_28_fu_1095_p4 = {{select_ln425_fu_1081_p3[30:7]}};

assign tmp_29_fu_1141_p4 = {{select_ln427_fu_1125_p3[30:7]}};

assign tmp_s_fu_520_p3 = {{empty_fu_516_p1}, {2'd0}};

assign trunc_ln1_fu_927_p3 = {{trunc_ln415_fu_923_p1}, {1'd0}};

assign trunc_ln377_1_fu_1049_p1 = statemt_q0[29:0];

assign trunc_ln377_2_fu_1053_p3 = {{trunc_ln377_1_fu_1049_p1}, {1'd0}};

assign trunc_ln377_fu_729_p1 = statemt_q0[29:0];

assign trunc_ln382_fu_418_p1 = j_fu_92[1:0];

assign trunc_ln395_fu_597_p1 = statemt_q1[29:0];

assign trunc_ln396_fu_623_p1 = statemt_q1[30:0];

assign trunc_ln408_fu_813_p1 = statemt_q0[30:0];

assign trunc_ln414_fu_575_p1 = i_3_reg_308[1:0];

assign trunc_ln415_fu_923_p1 = statemt_q1[29:0];

assign trunc_ln416_fu_949_p1 = statemt_q1[30:0];

assign trunc_ln438_fu_1223_p1 = i_fu_104[1:0];

assign trunc_ln7_fu_733_p3 = {{trunc_ln377_fu_729_p1}, {1'd0}};

assign trunc_ln_fu_601_p3 = {{trunc_ln395_fu_597_p1}, {1'd0}};

assign x_12_fu_721_p3 = ((icmp_ln401_fu_709_p2[0:0] == 1'b1) ? xor_ln401_fu_715_p2 : x_fu_683_p3);

assign x_13_fu_755_p2 = (trunc_ln7_fu_733_p3 ^ 31'd283);

assign x_14_fu_823_p3 = {{xor_ln409_fu_817_p2}, {1'd0}};

assign x_15_fu_855_p2 = (x_14_fu_823_p3 ^ 32'd283);

assign x_16_fu_861_p3 = ((icmp_ln410_fu_849_p2[0:0] == 1'b1) ? x_15_fu_855_p2 : x_14_fu_823_p3);

assign x_17_fu_989_p2 = (shl_ln377_fu_959_p2 ^ 31'd283);

assign x_18_fu_1003_p3 = {{select_ln418_fu_995_p3}, {1'd0}};

assign x_19_fu_1041_p3 = ((icmp_ln420_fu_1029_p2[0:0] == 1'b1) ? xor_ln420_fu_1035_p2 : x_18_fu_1003_p3);

assign x_20_fu_1075_p2 = (trunc_ln377_2_fu_1053_p3 ^ 31'd283);

assign x_21_fu_1133_p3 = {{select_ln427_fu_1125_p3}, {1'd0}};

assign x_22_fu_1165_p2 = (x_21_fu_1133_p3 ^ 32'd283);

assign x_23_fu_1171_p3 = ((icmp_ln429_fu_1159_p2[0:0] == 1'b1) ? x_22_fu_1165_p2 : x_21_fu_1133_p3);

assign x_fu_683_p3 = {{xor_ln400_fu_677_p2}, {1'd0}};

assign xor_ln395_fu_609_p2 = (trunc_ln_fu_601_p3 ^ 31'd283);

assign xor_ln397_fu_627_p2 = (trunc_ln396_fu_623_p1 ^ select_ln395_fu_615_p3);

assign xor_ln398_fu_663_p2 = (shl_ln398_fu_657_p2 ^ 31'd283);

assign xor_ln400_fu_677_p2 = (trunc_ln396_fu_623_p1 ^ select_ln398_fu_669_p3);

assign xor_ln401_fu_715_p2 = (x_fu_683_p3 ^ 32'd283);

assign xor_ln407_fu_799_p2 = (shl_ln407_fu_793_p2 ^ 31'd283);

assign xor_ln409_fu_817_p2 = (trunc_ln408_fu_813_p1 ^ select_ln407_fu_805_p3);

assign xor_ln414_fu_869_p2 = (trunc_ln414_reg_1399 ^ 2'd2);

assign xor_ln415_fu_935_p2 = (trunc_ln1_fu_927_p3 ^ 31'd283);

assign xor_ln417_fu_953_p2 = (trunc_ln416_fu_949_p1 ^ select_ln415_fu_941_p3);

assign xor_ln420_fu_1035_p2 = (x_18_fu_1003_p3 ^ 32'd283);

assign xor_ln427_fu_1119_p2 = (shl_ln377_1_fu_1089_p2 ^ 31'd283);

assign xor_ln431_1_fu_1184_p2 = (xor_ln431_fu_1179_p2 ^ statemt_q1);

assign xor_ln431_2_fu_903_p2 = (x_16_fu_861_p3 ^ x_12_fu_721_p3);

assign xor_ln431_3_fu_1190_p2 = (x_23_fu_1171_p3 ^ x_19_fu_1041_p3);

assign xor_ln431_4_fu_1196_p2 = (xor_ln431_3_fu_1190_p2 ^ xor_ln431_2_reg_1420);

assign xor_ln431_fu_1179_p2 = (statemt_q0 ^ statemt_load_38_reg_1405);

assign zext_ln380_fu_389_p1 = j_fu_92;

assign zext_ln382_1_fu_430_p1 = shl_ln_fu_422_p3;

assign zext_ln382_2_fu_456_p1 = add_ln382_reg_1291;

assign zext_ln382_3_fu_403_p1 = add_ln382_fu_393_p2;

assign zext_ln382_fu_398_p1 = add_ln382_fu_393_p2;

assign zext_ln383_1_fu_413_p1 = add_ln383_fu_407_p2;

assign zext_ln383_fu_441_p1 = or_ln383_fu_435_p2;

assign zext_ln384_1_fu_465_p1 = add_ln384_fu_459_p2;

assign zext_ln384_fu_486_p1 = or_ln384_fu_481_p2;

assign zext_ln385_1_fu_476_p1 = add_ln385_fu_470_p2;

assign zext_ln385_fu_496_p1 = or_ln385_fu_491_p2;

assign zext_ln392_fu_545_p1 = i_3_reg_308;

assign zext_ln394_fu_554_p1 = add_ln394_fu_549_p2;

assign zext_ln404_fu_570_p1 = add_ln404_1_fu_563_p3;

assign zext_ln414_fu_881_p1 = or_ln_fu_874_p3;

assign zext_ln424_fu_898_p1 = or_ln1_fu_891_p3;

assign zext_ln438_fu_1235_p1 = shl_ln5_fu_1227_p3;

assign zext_ln439_fu_1246_p1 = or_ln439_fu_1240_p2;

assign zext_ln440_fu_1261_p1 = or_ln440_fu_1256_p2;

assign zext_ln441_fu_1271_p1 = or_ln441_fu_1266_p2;

always @ (posedge ap_clk) begin
    mul_reg_1283[1:0] <= 2'b00;
    shl_ln_reg_1306[1:0] <= 2'b00;
    statemt_addr_reg_1312[1:0] <= 2'b00;
    statemt_addr_reg_1312[4] <= 1'b0;
    statemt_addr_38_reg_1317[1:0] <= 2'b01;
    statemt_addr_38_reg_1317[4] <= 1'b0;
    statemt_addr_39_reg_1339[1:0] <= 2'b10;
    statemt_addr_39_reg_1339[4] <= 1'b0;
    statemt_addr_40_reg_1344[1:0] <= 2'b11;
    statemt_addr_40_reg_1344[4] <= 1'b0;
    tmp_s_reg_1364[1:0] <= 2'b00;
    zext_ln394_reg_1384[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln5_reg_1428[1:0] <= 2'b00;
    zext_ln438_reg_1434[1:0] <= 2'b00;
    zext_ln438_reg_1434[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln439_reg_1444[1:0] <= 2'b01;
    zext_ln439_reg_1444[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln440_reg_1454[1:0] <= 2'b10;
    zext_ln440_reg_1454[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln441_reg_1464[1:0] <= 2'b11;
    zext_ln441_reg_1464[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //aes_main_AddRoundKey_InversMixColumn
