module hour_alarm(
	input div_clk,//1sä¸€æ¬¡çš„åˆ†é¢‘å¥½çš„æ—¶é’Ÿä¿¡å·
	input rst_n,//å¤ä½ä¿¡å·
	
	input wire [3:0] secL,//æœ€ç»ˆçš„ç§’çš„ä¸ªä½
	input wire [3:0] secH,//æœ€ç»ˆçš„ç§’çš„åä½
	input wire [3:0] minL,//æœ€ç»ˆçš„åˆ†çš„ä¸ªä½
	input wire [3:0] minH,//æœ€ç»ˆçš„åˆ†çš„åä½
	input wire [3:0] hourL,//æœ€ç»ˆçš„æ—¶çš„ä¸ªä½
	input wire [3:9] hourH,//æœ€ç»ˆçš„æ—¶çš„åä½
	
	output reg hour_led//è®¾ç½®led2ä¸ºæ•´ç‚¹æŠ¥æ—¶çš„æ ‡å¿—ï¼Œå½“å¿«æ•´ç‚¹çš„æ—¶å€?æ•´ç‚¹å‰?0ç§?å¼€å§‹æŠ¥æ—?å³å¸¸äº?ï¼Œled2é—ªçƒ10ç§?
);
always @ (posedge div_clk or negedge rst_n) begin
	if(!rst_n) 
		hour_led <= 1'b0;//è®¾åˆå§‹åŒ–ä¸ºç­ç¯çš„çŠ¶æ€?
	else begin
		if(minH==5 && minL==9 && secH==5 && secL==9)
			hour_led <= 1'b1;//è®¾ç½®ä¸ºå¸¸äº?
		else if(minH==0 && minL==0 && secH==0 && secL<10)
			hour_led <= 1'b1;//è®¾ç½®ä¸ºå¸¸äº?
		else 	
			hour_led <= 1'b0;//è®¾ç½®ä¸ºé•¿ç­çš„çŠ¶æ€?
	end
end

endmodule
