#ifndef __w25qxx_H
#define __w25qxx_H
#ifdef __cplusplus
 extern "C" {
#endif

#include "octospi.h"

/* =============== W25Qxx CMD ================ */
#define W25X_WriteEnable         0x06 
#define W25X_WriteDisable        0x04 
#define W25X_ReadStatusReg1      0x05 
#define W25X_ReadStatusReg2		   0x35 
#define W25X_ReadStatusReg3		   0x15 
#define W25X_WriteStatusReg1     0x01 
#define W25X_WriteStatusReg2     0x31 
#define W25X_WriteStatusReg3     0x11 
#define W25X_ReadData			       0x03 
#define W25X_FastReadData		     0x0B 
#define W25X_FastReadDual		     0x3B 
#define W25X_PageProgram		     0x02 
#define W25X_BlockErase			     0xD8 
#define W25X_SectorErase		     0x20 
#define W25X_ChipErase			     0xC7 
#define W25X_PowerDown			     0xB9 
#define W25X_ReleasePowerDown	   0xAB 
#define W25X_DeviceID			       0xAB 
#define W25X_ManufactDeviceID	   0x90 
#define W25X_JedecDeviceID		   0x9F 
#define W25X_Enable4ByteAddr     0xB7
#define W25X_Exit4ByteAddr       0xE9
#define W25X_SetReadParam		     0xC0 
#define W25X_EnterQSPIMode       0x38
#define W25X_ExitQSPIMode        0xFF

#define W25X_EnableReset         0x66
#define W25X_ResetDevice         0x99

#define W25X_QUAD_FAST_READ_DTR_CMD               0x0D
#define W25X_QUAD_INOUT_FAST_READ_CMD             0xEB
#define W25X_QUAD_INOUT_FAST_READ_DTR_CMD         0xED
#define W25X_QUAD_INOUT_FAST_READ_4_BYTE_ADDR_CMD 0xEC
#define W25X_QUAD_INOUT_FAST_READ_4_BYTE_DTR_CMD  0xEE
#define W25X_QUAD_ManufactDeviceID                0x94
#define W25X_QUAD_INPUT_PAGE_PROG_CMD             0x32   /*!< Page Program 3 Byte Address */

/* 4-byte Address Mode Operations */
#define W25X_ENTER_4_BYTE_ADDR_MODE_CMD           0xB7
#define W25X_EXIT_4_BYTE_ADDR_MODE_CMD            0xE9

#define W25X_SR_WIP              (0x01)    /*!< Write in progress */
#define W25X_SR_WREN             (0x02)    /*!< Write enable latch */

/* Dummy cycles for DTR read mode */
#define W25X_DUMMY_CYCLES_READ_QUAD_DTR  4U
#define W25X_DUMMY_CYCLES_READ_QUAD      6U
#define W25X_DUMMY_CYCLES_QUAD_INOUT_FAST_READ  4U
/* Dummy cycles for Fast read mode */
#define W25X_DUMMY_CYCLES_FAST_READ_QPI_MDOE     8U

/**
  * @brief  W25Qxx Error codes
  */
#define W25Qxx_OK                           (0)
#define W25Qxx_ERROR                        (-1)

typedef enum {
  W25Qxx_SPI_MODE = 0,                 /*!< 1-1-1 commands, Power on H/W default setting  */
  W25Qxx_QPI_MODE                      /*!< 8-8-8 commands                                */
} W25Qxx_Interface_t;

typedef enum {
  W25Qxx_STR_TRANSFER = 0,             /*!< Single Transfer Rate                          */
  W25Qxx_DTR_TRANSFER                  /*!< Double Transfer Rate                          */
} W25Qxx_Transfer_t;

//#define OSPI_NORFlASH_TEST

#ifdef OSPI_NORFlASH_TEST
void OSPI_NOR_Test(void);
#endif
int32_t OSPI_NOR_ResetMemory (void);
int32_t OSPI_NOR_ReadID(uint32_t *ID);
int32_t OSPI_NOR_ReadAllRegister(uint8_t *data);
int32_t OSPI_NOR_WriteEnable(void);
int32_t OSPI_NOR_QuadEnable(void);
int32_t OSPI_EnterQPIMode(void);
int32_t OSPI_NOR_Init(void);

int32_t OSPI_NOR_ReadSTR(uint8_t *pData, uint32_t ReadAddr, uint32_t Size);

int32_t OSPI_NOR_SectorErase(uint32_t SectorAddress);
int32_t OSPI_NOR_BlockErase(uint32_t BlockAddress);
int32_t OSPI_NOR_ChipErase(void);

int32_t OSPI_NOR_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size);
int32_t OSPI_NOR_WriteNoCheck(uint8_t *pBuffer, uint32_t WriteAddr, uint32_t NumByteToWrite);

int32_t OSPI_NOR_EnableSTRMemoryMappedMode(void);
int32_t OSPI_NOR_DisableSTRMemoryMappedMode(void);

extern uint32_t OSPI_NOR_ID;
extern uint8_t OSPI_NOR_Register[3];
extern W25Qxx_Interface_t OSPI_NOR_Mode;

#ifdef __cplusplus
}
#endif

#endif
