
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _094_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002592    0.017673    0.008559    2.008559 v rst (in)
                                                         rst (net)
                      0.017673    0.000000    2.008559 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003144    0.053870    0.140024    2.148583 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.053870    0.000025    2.148608 v fanout20/A (sky130_fd_sc_hd__buf_4)
     6    0.083666    0.205355    0.372847    2.521455 v fanout20/X (sky130_fd_sc_hd__buf_4)
                                                         net20 (net)
                      0.205356    0.000418    2.521873 v fanout19/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.084969    0.171932    0.412182    2.934055 v fanout19/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net19 (net)
                      0.171958    0.001780    2.935835 v _070_/A (sky130_fd_sc_hd__inv_2)
     1    0.006811    0.078189    0.131042    3.066877 ^ _070_/Y (sky130_fd_sc_hd__inv_2)
                                                         _023_ (net)
                      0.078189    0.000147    3.067024 ^ _094_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              3.067024   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.068674    0.492011    0.350055   10.350056 ^ clk (in)
                                                         clk (net)
                      0.492810    0.000000   10.350056 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.030187    0.085372    0.416263   10.766319 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.085433    0.000955   10.767274 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.061115    0.122418    0.278525   11.045798 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.123057    0.006899   11.052698 ^ _094_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.250000   10.802698   clock uncertainty
                                  0.000000   10.802698   clock reconvergence pessimism
                                  0.458794   11.261492   library recovery time
                                             11.261492   data required time
---------------------------------------------------------------------------------------------
                                             11.261492   data required time
                                             -3.067024   data arrival time
---------------------------------------------------------------------------------------------
                                              8.194468   slack (MET)


Startpoint: _098_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.068674    0.492011    0.350055    0.350055 ^ clk (in)
                                                         clk (net)
                      0.492810    0.000000    0.350055 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.030187    0.085372    0.416263    0.766319 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.085372    0.000280    0.766599 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.097701    0.173638    0.317207    1.083806 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173939    0.005822    1.089628 ^ _098_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015530    0.181026    0.897737    1.987365 v _098_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net9 (net)
                      0.181026    0.000841    1.988206 v output9/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.164844    0.397400    2.385606 v output9/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[1] (net)
                      0.164844    0.000183    2.385788 v sine_out[1] (out)
                                              2.385788   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.385788   data arrival time
---------------------------------------------------------------------------------------------
                                              5.364212   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     14     -4 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/X
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
