// Seed: 3683387289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_1 = 32'd30
) (
    input supply0 _id_0,
    input tri _id_1
);
  logic [id_1 : id_1  -  id_0] id_3[id_0 : 1 'b0] = 1;
  uwire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3
  );
  assign id_4 = id_1 == id_1#(
      .id_0(""),
      .id_4(1'b0 - 1),
      .id_0((1)),
      .id_4(1)
  ) & -1'b0;
  logic id_5;
endmodule
