C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1   -part GW1N_4B  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\synlog\report\Seq_Det_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\Seq_Det.vm   -autoconstraint  -freq 100.000   E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\synwork\Seq_Det_prem.srd  -sap  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\Seq_Det.sap  -otap  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\Seq_Det.tap  -omap  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\Seq_Det.map  -devicelib  C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\syntmp\Seq_Det.plg  -osyn  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\Seq_Det.srm  -prjdir  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\  -prjname  Seq_Det  -log  E:\project_manager\Mini_eye_Board\gowin\course\course12_Seq_Det\Seq_Det\impl\synthesize\rev_1\synlog\Seq_Det_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4B -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\Seq_Det_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\Seq_Det.vm -autoconstraint -freq 100.000 ..\synwork\Seq_Det_prem.srd -sap ..\Seq_Det.sap -otap ..\Seq_Det.tap -omap ..\Seq_Det.map -devicelib C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v -ologparam Seq_Det.plg -osyn ..\Seq_Det.srm -prjdir ..\..\ -prjname Seq_Det -log ..\synlog\Seq_Det_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\Seq_Det.vm|io:o|time:1578973240|size:36881|exec:0|csum:
file:..\synwork\Seq_Det_prem.srd|io:i|time:1578973236|size:20325|exec:0|csum:71C95CF5D2BEB92965E27A76D2658229
file:..\Seq_Det.sap|io:o|time:1578973237|size:1284|exec:0|csum:
file:..\Seq_Det.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Seq_Det.map|io:o|time:1578973241|size:28|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1569433952|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:Seq_Det.plg|io:o|time:1578973241|size:1025|exec:0|csum:
file:..\Seq_Det.srm|io:o|time:1578973240|size:10370|exec:0|csum:
file:..\synlog\Seq_Det_fpga_mapper.srr|io:o|time:1578973241|size:29219|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1569429982|size:39923200|exec:1|csum:D32AC8F00088465E04798584717DB37D
