{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.66876",
   "Default View_TopLeft":"-208,-205",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port s00_axi -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port c1_ddr4 -pg 1 -lvl 5 -x 1960 -y 90 -defaultsOSRD
preplace port C0_DDR4_S_AXI_CTRL -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port C0_DDR4_S_AXI -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port c0_ddr4_ui_clk -pg 1 -lvl 5 -x 1960 -y 170 -defaultsOSRD
preplace port c0_ddr4_aresetn -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port s_axi_aclk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port c1_init_calib_complete -pg 1 -lvl 5 -x 1960 -y 110 -defaultsOSRD
preplace port c0_ddr4_ui_clk_sync_rst -pg 1 -lvl 5 -x 1960 -y 190 -defaultsOSRD
preplace port shell_sys_rst_in -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port C1_SYS_CLK -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst myip_AXIL_TO_XSDB_v1_0 -pg 1 -lvl 3 -x 1060 -y 510 -defaultsOSRD
preplace inst axi_gpio_C1_SREF -pg 1 -lvl 1 -x 170 -y 320 -defaultsOSRD
preplace inst SREF_ctrl_logic_1 -pg 1 -lvl 2 -x 550 -y 250 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -x 1660 -y 200 -defaultsOSRD
preplace inst sref_init_restore_sy_0 -pg 1 -lvl 3 -x 1060 -y 210 -defaultsOSRD
preplace inst system_ila_AXI_MM_DDRC -pg 1 -lvl 4 -x 1660 -y 700 -defaultsOSRD
preplace netloc myip_AXIL_TO_XSDB_v1_0_XSDB_addr 1 3 1 1360 270n
preplace netloc myip_AXIL_TO_XSDB_v1_0_XSDB_wr_data 1 3 1 1390 290n
preplace netloc myip_AXIL_TO_XSDB_v1_0_XSDB_wr_en 1 3 1 1380 250n
preplace netloc ddr4_1_c0_ddr4_app_xsdb_rd_data 1 2 3 820 630 1410J 620 1920
preplace netloc myip_AXIL_TO_XSDB_v1_0_XSDB_rd_en 1 3 1 1370 230n
preplace netloc ddr4_1_c0_ddr4_app_xsdb_rdy 1 2 3 830 610 NJ 610 1900
preplace netloc axi_gpio_C1_SREF_gpio_io_o 1 1 1 320 260n
preplace netloc SREF_ctrl_logic_1_DDR_SREF_CTRL_OUT 1 1 2 NJ 350 770
preplace netloc ddr4_1_c0_ddr4_app_sref_ack 1 1 4 330 400 NJ 400 NJ 400 1910
preplace netloc SREF_ctrl_logic_1_ddr4_app_xsdb_select 1 2 2 780 330 1310J
preplace netloc SREF_ctrl_logic_1_ddr4_app_mem_init_skip 1 2 1 N 230
preplace netloc SREF_ctrl_logic_1_ddr4_app_restore_complete 1 2 1 800 210n
preplace netloc SREF_ctrl_logic_1_ddr4_app_sref_req 1 2 1 790 190n
preplace netloc sref_init_restore_sy_0_c0_ddr4_app_sref_req 1 3 1 1290 130n
preplace netloc sref_init_restore_sy_0_c0_ddr4_app_restore_en 1 3 1 1300 150n
preplace netloc sref_init_restore_sy_0_c0_ddr4_app_restore_complete 1 3 1 1330 170n
preplace netloc sref_init_restore_sy_0_c0_ddr4_app_mem_init_skip 1 3 1 1340 190n
preplace netloc sref_init_restore_sy_0_c0_ddr4_sys_rst_out 1 3 1 1320 170n
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 3 810 640 1420 410 1940
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 0 4 NJ 550 NJ 550 790 410 1400
preplace netloc clk_wiz_0_clk_out_50M 1 0 1 NJ 320
preplace netloc rst_ddr4_0_300M1_peripheral_aresetn 1 0 1 NJ 340
preplace netloc ddr4_1_c0_init_calib_complete 1 2 3 820 10 NJ 10 1940
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 2 3 830 390 NJ 390 1930
preplace netloc util_vector_logic_0_Res 1 0 3 NJ 150 NJ 150 780J
preplace netloc C1_SYS_CLK 1 0 4 NJ 70 NJ 70 NJ 70 1290
preplace netloc axi_pcie3_0_axi_periph_M19_AXI 1 0 3 NJ 470 NJ 470 NJ
preplace netloc axi_pcie3_0_axi_periph_M18_AXI 1 0 1 NJ 300
preplace netloc ddr4_0_C0_DDR4 1 4 1 NJ 90
preplace netloc axi_pcie3_0_axi_periph_M00_AXI 1 0 4 NJ 90 NJ 90 NJ 90 1300J
preplace netloc axi_interconnect_0_M00_AXI 1 0 4 NJ 620 NJ 620 NJ 620 1350
levelinfo -pg 1 0 170 550 1060 1660 1960
pagesize -pg 1 -db -bbox -sgen -210 0 2180 780
"
}

