###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:49:24 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[52] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.158
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.964
= Slack Time                   -5.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.056 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.829 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.559 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.338 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.118 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.880 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.538 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.447 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.347 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.215 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.083 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.736 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.793 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.699 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.442 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.210 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.239 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.399 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.381 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.582 | 
     | \tx_core/tx_crc/crcpkt2 /U4472                    | S v -> Y v   | MUX2X1  | 0.157 | 0.326 |   8.964 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52]        | D v          | DFFSR   | 0.157 | 0.000 |   8.964 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.056 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.283 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.557 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.754 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.972 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.201 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | CLK ^        | DFFSR   | 0.166 | 0.013 |   1.158 |    6.214 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[47] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.150
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  8.953
= Slack Time                   -5.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.052 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.826 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.556 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.334 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.115 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.876 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.534 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.443 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.343 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.211 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.079 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.733 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.789 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.695 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.439 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.206 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.243 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.403 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.384 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.586 | 
     | \tx_core/tx_crc/crcpkt2 /U4188                    | S v -> Y v   | MUX2X1  | 0.154 | 0.315 |   8.953 |    3.901 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47]        | D v          | DFFSR   | 0.154 | 0.000 |   8.953 |    3.901 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.052 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.279 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.554 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.750 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.968 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.197 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | CLK ^        | DFFSR   | 0.165 | 0.005 |   1.150 |    6.202 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[49] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.952
= Slack Time                   -5.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.044 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.818 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.548 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.326 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.107 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.868 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.526 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.435 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.335 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.203 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.071 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.725 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.781 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.687 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.431 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.198 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.251 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.411 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.392 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.594 | 
     | \tx_core/tx_crc/crcpkt2 /U4347                    | S v -> Y v   | MUX2X1  | 0.168 | 0.314 |   8.952 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49]        | D v          | DFFSR   | 0.168 | 0.000 |   8.952 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.044 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.271 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.546 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.742 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.957 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.200 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.153
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.909
- Arrival Time                  8.952
= Slack Time                   -5.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.043 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.816 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.546 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.325 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.105 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.867 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.525 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.434 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.334 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.202 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.070 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.723 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.780 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.686 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.429 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.252 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.412 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4366                    | S v -> Y v   | MUX2X1  | 0.135 | 0.314 |   8.952 |    3.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38]        | D v          | DFFSR   | 0.135 | 0.000 |   8.952 |    3.909 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.043 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.270 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.544 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.741 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.959 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.232 |   1.148 |    6.191 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.153 |    6.196 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.951
= Slack Time                   -5.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.043 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.816 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.546 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.325 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.105 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.866 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.524 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.434 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.333 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.202 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.069 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.723 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.779 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.685 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.429 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4357                    | S v -> Y v   | MUX2X1  | 0.165 | 0.313 |   8.951 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51]        | D v          | DFFSR   | 0.165 | 0.000 |   8.951 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.043 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.269 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.544 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.740 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.956 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.199 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | CLK ^        | DFFSR   | 0.182 | 0.004 |   1.160 |    6.203 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.154
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  8.948
= Slack Time                   -5.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.042 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.815 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.545 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.324 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.104 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.866 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.524 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.433 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.333 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.201 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.069 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.722 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.779 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.685 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.428 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.196 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.395 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U4578                    | S v -> Y v   | MUX2X1  | 0.153 | 0.310 |   8.948 |    3.906 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41]        | D v          | DFFSR   | 0.153 | 0.000 |   8.948 |    3.906 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.042 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.269 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.543 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.740 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.955 | 
     | FECTS_clks_clk___L5_I99                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.238 |   1.151 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.154 |    6.196 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  8.953
= Slack Time                   -5.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.039 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.812 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.542 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.321 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.101 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.863 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.521 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.430 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.329 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.198 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.066 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.719 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.775 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.682 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.425 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.193 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.257 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.416 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.398 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U4498                    | S v -> Y v   | MUX2X1  | 0.161 | 0.315 |   8.953 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40]        | D v          | DFFSR   | 0.161 | 0.000 |   8.953 |    3.915 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.039 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.266 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.540 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.737 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.952 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.195 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | CLK ^        | DFFSR   | 0.183 | 0.010 |   1.166 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  8.952
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.811 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.541 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.100 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.861 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.328 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.064 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.718 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.774 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.424 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.399 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4353                    | S v -> Y v   | MUX2X1  | 0.138 | 0.314 |   8.952 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35]        | D v          | DFFSR   | 0.138 | 0.000 |   8.952 |    3.915 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.264 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.198 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.163
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.913
- Arrival Time                  8.951
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.100 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.861 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.328 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.064 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.718 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.774 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.424 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.399 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4361                    | S v -> Y v   | MUX2X1  | 0.155 | 0.312 |   8.950 |    3.913 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46]        | D v          | DFFSR   | 0.155 | 0.000 |   8.951 |    3.913 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.264 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | CLK ^        | DFFSR   | 0.183 | 0.007 |   1.163 |    6.201 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.914
- Arrival Time                  8.951
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.099 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.717 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.423 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4192                    | S v -> Y v   | MUX2X1  | 0.140 | 0.312 |   8.950 |    3.913 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34]        | D v          | DFFSR   | 0.140 | 0.000 |   8.951 |    3.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.197 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  8.953
= Slack Time                   -5.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.036 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.318 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.099 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.518 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.717 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.679 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.423 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4476                    | S v -> Y v   | MUX2X1  | 0.136 | 0.314 |   8.952 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39]        | D v          | DFFSR   | 0.136 | 0.000 |   8.953 |    3.916 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.036 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.734 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.949 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.192 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    6.199 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.966
= Slack Time                   -5.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.036 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.809 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.539 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.318 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.098 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.518 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.427 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.195 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.716 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.679 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.422 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.401 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U4581                    | S v -> Y v   | MUX2X1  | 0.111 | 0.328 |   8.966 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20]        | D v          | DFFSR   | 0.111 | 0.000 |   8.966 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.036 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.533 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.747 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.970 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.199 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.169 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  8.950
= Slack Time                   -5.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.033 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.806 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.536 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.315 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.095 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.857 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.515 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.424 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.323 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.192 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.059 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.713 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.770 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.676 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.419 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.187 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.263 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.422 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.404 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.605 | 
     | \tx_core/tx_crc/crcpkt2 /U4054                    | S v -> Y v   | MUX2X1  | 0.130 | 0.312 |   8.950 |    3.917 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33]        | D v          | DFFSR   | 0.130 | 0.000 |   8.950 |    3.917 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.033 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.259 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.534 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.731 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.946 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.189 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    6.195 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  8.964
= Slack Time                   -5.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.029 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.802 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.532 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.311 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.091 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.853 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.511 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.420 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.320 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.188 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.056 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.709 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.766 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.672 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.415 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.266 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.426 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4364                    | S v -> Y v   | MUX2X1  | 0.089 | 0.326 |   8.964 |    3.935 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11]        | D v          | DFFSR   | 0.089 | 0.000 |   8.964 |    3.935 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.029 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.256 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.526 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.740 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.963 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.192 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.170 |    6.199 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  8.963
= Slack Time                   -5.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.028 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.802 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.532 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.310 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.091 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.852 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.510 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.420 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.319 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.188 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.055 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.709 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.765 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.671 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.415 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.182 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.267 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.427 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4470                    | S v -> Y v   | MUX2X1  | 0.086 | 0.325 |   8.963 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14]        | D v          | DFFSR   | 0.086 | 0.000 |   8.963 |    3.935 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.028 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.255 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.525 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.739 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.962 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.191 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | CLK ^        | DFFSR   | 0.149 | 0.006 |   1.168 |    6.197 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.928
- Arrival Time                  8.955
= Slack Time                   -5.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.027 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.800 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.530 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.309 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.089 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.508 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.418 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.317 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.186 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.053 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.707 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.763 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.669 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.413 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.181 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.611 | 
     | \tx_core/tx_crc/crcpkt2 /U4168                    | S v -> Y v   | MUX2X1  | 0.113 | 0.317 |   8.955 |    3.928 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30]        | D v          | DFFSR   | 0.113 | 0.000 |   8.955 |    3.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.027 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.253 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.523 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.738 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.960 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.189 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | CLK ^        | DFFSR   | 0.149 | 0.005 |   1.168 |    6.194 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.923
- Arrival Time                  8.950
= Slack Time                   -5.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.026 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.800 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.530 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.308 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.089 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.508 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.417 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.317 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.185 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.053 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.707 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.763 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.669 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.413 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.180 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.612 | 
     | \tx_core/tx_crc/crcpkt2 /U4172                    | S v -> Y v   | MUX2X1  | 0.171 | 0.311 |   8.949 |    3.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48]        | D v          | DFFSR   | 0.171 | 0.000 |   8.950 |    3.923 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.026 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.253 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.523 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.737 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.958 | 
     | FECTS_clks_clk___L5_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.235 |   1.168 |    6.194 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.175 |    6.202 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  8.955
= Slack Time                   -5.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.023 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.797 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.527 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.305 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.086 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.847 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.505 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.415 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.314 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.183 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.050 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.704 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.760 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.666 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.410 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.272 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.432 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.413 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.614 | 
     | \tx_core/tx_crc/crcpkt2 /U4480                    | S v -> Y v   | MUX2X1  | 0.108 | 0.317 |   8.955 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18]        | D v          | DFFSR   | 0.108 | 0.000 |   8.955 |    3.932 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.023 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.250 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.520 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.734 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.956 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.185 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | CLK ^        | DFFSR   | 0.170 | 0.010 |   1.171 |    6.195 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.953
= Slack Time                   -5.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.023 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.796 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.526 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.305 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.085 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.847 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.505 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.414 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.314 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.182 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.050 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.703 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.760 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.666 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.409 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.272 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.432 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.414 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.615 | 
     | \tx_core/tx_crc/crcpkt2 /U4351                    | S v -> Y v   | MUX2X1  | 0.109 | 0.315 |   8.953 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17]        | D v          | DFFSR   | 0.109 | 0.000 |   8.953 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.023 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.250 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.520 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.734 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.955 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.184 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] | CLK ^        | DFFSR   | 0.170 | 0.009 |   1.170 |    6.193 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[45] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.919
- Arrival Time                  8.942
= Slack Time                   -5.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.022 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.795 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.525 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.304 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.085 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.846 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.504 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.413 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.313 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.181 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.049 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.703 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.759 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.665 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.409 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.176 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.273 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.433 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.414 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.616 | 
     | \tx_core/tx_crc/crcpkt2 /U4200                    | S v -> Y v   | MUX2X1  | 0.161 | 0.304 |   8.941 |    3.919 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45]        | D v          | DFFSR   | 0.161 | 0.000 |   8.942 |    3.919 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.022 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.249 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.519 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.733 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.956 | 
     | FECTS_clks_clk___L5_I127                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.164 |    6.187 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.169 |    6.191 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.103
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  8.959
= Slack Time                   -5.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.019 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.792 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.522 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.301 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.081 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.501 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.410 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.309 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.178 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.045 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.699 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.755 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.662 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.405 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.277 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.437 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.418 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.619 | 
     | \tx_core/tx_crc/crcpkt2 /U4370                    | S v -> Y v   | MUX2X1  | 0.076 | 0.321 |   8.959 |    3.940 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1]         | D v          | DFFSR   | 0.076 | 0.000 |   8.959 |    3.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.019 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.245 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.515 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.730 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.951 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.180 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    6.192 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.172
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  8.950
= Slack Time                   -5.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.018 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.791 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.521 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.299 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.080 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.841 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.499 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.409 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.308 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.177 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.044 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.698 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.754 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.660 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.404 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.172 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.419 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.620 | 
     | \tx_core/tx_crc/crcpkt2 /U4180                    | S v -> Y v   | MUX2X1  | 0.114 | 0.312 |   8.950 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26]        | D v          | DFFSR   | 0.114 | 0.000 |   8.950 |    3.932 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.017 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.244 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.514 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.728 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.951 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    6.181 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.172 |    6.190 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  8.956
= Slack Time                   -5.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.018 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.791 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.521 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.299 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.080 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.841 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.499 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.409 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.308 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.177 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.044 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.698 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.754 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.660 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.404 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.172 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.419 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.620 | 
     | \tx_core/tx_crc/crcpkt2 /U4369                    | S v -> Y v   | MUX2X1  | 0.085 | 0.318 |   8.956 |    3.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13]        | D v          | DFFSR   | 0.085 | 0.000 |   8.956 |    3.938 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.018 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.244 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.514 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.728 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.950 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.179 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    6.190 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.947
= Slack Time                   -5.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.017 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.790 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.520 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.299 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.079 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.841 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.499 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.408 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.308 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.176 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.044 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.697 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.754 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.660 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.403 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.420 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.621 | 
     | \tx_core/tx_crc/crcpkt2 /U4343                    | S v -> Y v   | MUX2X1  | 0.109 | 0.309 |   8.947 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27]        | D v          | DFFSR   | 0.109 | 0.000 |   8.947 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.017 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.244 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.514 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.728 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.951 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    6.181 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.169 |    6.186 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.929
- Arrival Time                  8.944
= Slack Time                   -5.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.015 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.788 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.518 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.297 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.077 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.839 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.497 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.406 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.306 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.174 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.042 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.695 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.752 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.658 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.401 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.169 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.280 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.440 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.422 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.623 | 
     | \tx_core/tx_crc/crcpkt2 /U4207                    | S v -> Y v   | MUX2X1  | 0.112 | 0.306 |   8.944 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31]        | D v          | DFFSR   | 0.112 | 0.000 |   8.944 |    3.929 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.015 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.242 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.512 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.726 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.949 | 
     | FECTS_clks_clk___L5_I127                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.164 |    6.179 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.168 |    6.183 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.151
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.900
- Arrival Time                  8.914
= Slack Time                   -5.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.014 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.787 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.517 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.296 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.076 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.838 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.496 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.405 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.305 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.173 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.041 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.694 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.751 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.657 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.400 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.168 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.282 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.441 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.423 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.575 | 
     | \tx_core/tx_crc/crcpkt2 /U3912                    | S v -> Y v   | MUX2X1  | 0.162 | 0.325 |   8.914 |    3.900 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50]        | D v          | DFFSR   | 0.162 | 0.000 |   8.914 |    3.900 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.014 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.241 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.515 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.712 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.930 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.158 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | CLK ^        | DFFSR   | 0.165 | 0.006 |   1.151 |    6.165 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  8.946
= Slack Time                   -5.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.013 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.786 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.516 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.295 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.075 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.837 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.495 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.404 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.304 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.172 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.040 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.693 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.750 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.656 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.399 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.167 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.282 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.442 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.625 | 
     | \tx_core/tx_crc/crcpkt2 /U4600                    | S v -> Y v   | MUX2X1  | 0.101 | 0.308 |   8.946 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21]        | D v          | DFFSR   | 0.101 | 0.000 |   8.946 |    3.933 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.013 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.240 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.510 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.724 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.945 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.174 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | CLK ^        | DFFSR   | 0.170 | 0.009 |   1.171 |    6.184 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.150
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.900
- Arrival Time                  8.913
= Slack Time                   -5.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.013 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.786 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.516 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.295 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.075 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.837 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.495 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.404 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.304 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.172 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.040 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.693 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.750 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.656 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.399 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.167 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.282 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.442 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.576 | 
     | \tx_core/tx_crc/crcpkt2 /U3066                    | S v -> Y v   | MUX2X1  | 0.161 | 0.324 |   8.913 |    3.900 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42]        | D v          | DFFSR   | 0.161 | 0.000 |   8.913 |    3.900 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.013 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.240 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.514 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.711 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.929 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.158 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | CLK ^        | DFFSR   | 0.165 | 0.005 |   1.150 |    6.163 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[43] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.154
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.905
- Arrival Time                  8.917
= Slack Time                   -5.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.012 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.786 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.516 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.294 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.075 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.836 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.494 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.404 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.303 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.172 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.039 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.693 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.749 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.655 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.399 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.166 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.283 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.443 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.576 | 
     | \tx_core/tx_crc/crcpkt2 /U3188                    | S v -> Y v   | MUX2X1  | 0.155 | 0.328 |   8.917 |    3.904 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43]        | D v          | DFFSR   | 0.155 | 0.000 |   8.917 |    3.905 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.012 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.239 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.514 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.710 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.928 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.157 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | CLK ^        | DFFSR   | 0.166 | 0.009 |   1.154 |    6.166 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.176
- Setup                         0.113
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  8.941
= Slack Time                   -5.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.008 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.782 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.512 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.290 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.071 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.832 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.490 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.399 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.299 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.168 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.035 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.689 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.745 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.651 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.395 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.162 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.287 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.447 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.428 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4176                    | S v -> Y v   | MUX2X1  | 0.129 | 0.303 |   8.940 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32]        | D v          | DFFSR   | 0.129 | 0.000 |   8.941 |    3.932 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.008 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.235 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.505 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.719 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.941 | 
     | FECTS_clks_clk___L5_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.235 |   1.168 |    6.176 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.176 |    6.184 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.172
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  8.945
= Slack Time                   -5.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.008 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.781 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.511 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.290 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.070 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.832 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.490 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.399 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.299 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.167 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.035 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.688 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.745 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.651 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.394 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.162 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.287 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.447 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4205                    | S v -> Y v   | MUX2X1  | 0.089 | 0.307 |   8.945 |    3.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9]         | D v          | DFFSR   | 0.089 | 0.000 |   8.945 |    3.937 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.008 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.235 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.505 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.719 | 
     | FECTS_clks_clk___L4_I32                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.942 | 
     | FECTS_clks_clk___L5_I125                  | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    6.172 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.172 |    6.180 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.937
= Slack Time                   -5.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.007 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.781 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.511 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.289 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.070 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.831 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.489 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.399 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.298 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.167 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.034 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.688 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.744 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.650 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.394 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.161 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.288 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.448 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4196                    | S v -> Y v   | MUX2X1  | 0.111 | 0.299 |   8.937 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25]        | D v          | DFFSR   | 0.111 | 0.000 |   8.937 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.007 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.234 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.504 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.718 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.941 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    6.171 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.169 |    6.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.149
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.910
- Arrival Time                  8.915
= Slack Time                   -5.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.005 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.778 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.508 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.286 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.067 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.828 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.486 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.396 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.295 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.164 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.031 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.685 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.741 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.647 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.391 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.159 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.291 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.451 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.432 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.584 | 
     | \tx_core/tx_crc/crcpkt2 /U3215                    | S v -> Y v   | MUX2X1  | 0.107 | 0.326 |   8.914 |    3.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16]        | D v          | DFFSR   | 0.107 | 0.000 |   8.915 |    3.910 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.005 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.231 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.506 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.702 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.920 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.149 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | CLK ^        | DFFSR   | 0.165 | 0.004 |   1.149 |    6.153 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
- Setup                         0.149
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.903
- Arrival Time                  8.898
= Slack Time                   -4.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.995 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.768 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.498 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.277 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.058 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.819 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.477 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.386 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.286 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.154 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.022 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.676 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.732 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.638 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.382 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.149 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.300 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.460 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.442 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.643 | 
     | \tx_core/tx_crc/crcpkt2 /U3292                    | A v -> Y ^   | OAI22X1 | 0.311 | 0.260 |   8.898 |    3.903 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29]       | D ^          | DFFSR   | 0.311 | 0.000 |   8.898 |    3.903 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.995 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.222 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.496 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    5.723 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    5.943 | 
     | FECTS_clks_clk___L5_I105                    | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.179 |    6.174 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.182 |    6.178 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  8.913
= Slack Time                   -4.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.993 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.766 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.496 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.275 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.055 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.817 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.475 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.384 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.284 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.152 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.020 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.673 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.730 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.636 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.379 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.147 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.303 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.462 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.444 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U3921                    | S v -> Y v   | MUX2X1  | 0.134 | 0.324 |   8.912 |    3.920 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37]        | D v          | DFFSR   | 0.134 | 0.000 |   8.913 |    3.920 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.993 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.220 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.494 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.691 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.906 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.149 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] | CLK ^        | DFFSR   | 0.183 | 0.009 |   1.165 |    6.158 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[44] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  8.908
= Slack Time                   -4.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.993 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.766 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.496 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.275 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.055 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.816 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.474 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.384 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.283 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.152 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.019 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.673 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.729 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.635 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.379 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.147 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.303 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.463 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.444 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U3208                    | S v -> Y v   | MUX2X1  | 0.155 | 0.320 |   8.908 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44]        | D v          | DFFSR   | 0.155 | 0.000 |   8.908 |    3.916 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.993 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.219 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.494 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.691 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.906 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.149 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | CLK ^        | DFFSR   | 0.183 | 0.010 |   1.166 |    6.158 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  8.910
= Slack Time                   -4.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.990 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.764 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.494 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.272 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.053 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.814 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.472 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.381 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.281 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.149 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.017 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.671 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.727 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.633 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.377 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.144 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.305 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.465 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.446 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.598 | 
     | \tx_core/tx_crc/crcpkt2 /U3221                    | S v -> Y v   | MUX2X1  | 0.109 | 0.321 |   8.910 |    3.920 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28]        | D v          | DFFSR   | 0.109 | 0.000 |   8.910 |    3.920 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.990 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.217 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.492 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.688 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.903 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.146 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | CLK ^        | DFFSR   | 0.182 | 0.004 |   1.160 |    6.151 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  8.924
= Slack Time                   -4.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.990 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.763 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.493 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.271 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.052 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.813 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.471 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.381 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.280 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.149 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.016 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.670 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.726 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.632 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.376 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.144 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.306 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.466 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U3282                    | S v -> Y v   | MUX2X1  | 0.152 | 0.336 |   8.924 |    3.935 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53]        | D v          | DFFSR   | 0.152 | 0.000 |   8.924 |    3.935 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.989 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.216 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.491 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    5.717 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    5.938 | 
     | FECTS_clks_clk___L5_I105                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.179 |    6.168 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.183 |    6.172 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.181
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  8.922
= Slack Time                   -4.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.989 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.763 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.493 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.271 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.052 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.813 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.471 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.380 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.280 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.148 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.016 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.670 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.726 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.632 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.376 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.143 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.306 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.466 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U4039                    | S v -> Y v   | MUX2X1  | 0.152 | 0.334 |   8.922 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55]        | D v          | DFFSR   | 0.152 | 0.000 |   8.922 |    3.933 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.989 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.216 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.491 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    5.717 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    5.938 | 
     | FECTS_clks_clk___L5_I107                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.178 |    6.167 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.181 |    6.170 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  8.921
= Slack Time                   -4.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.988 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.761 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.491 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.270 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.050 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.812 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.470 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.379 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.278 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.147 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.015 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.668 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.725 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.631 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.374 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.308 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.467 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U3919                    | S v -> Y v   | MUX2X1  | 0.076 | 0.332 |   8.921 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0]         | D v          | DFFSR   | 0.076 | 0.000 |   8.921 |    3.933 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.988 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.215 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.485 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.699 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.920 | 
     | FECTS_clks_clk___L5_I123                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.227 |   1.160 |    6.147 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | CLK ^        | DFFSR   | 0.149 | 0.005 |   1.165 |    6.153 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.164
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  8.921
= Slack Time                   -4.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.988 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.761 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.491 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.270 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.050 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.811 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.470 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.379 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.278 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.147 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.014 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.668 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.724 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.631 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.374 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.308 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.467 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U3218                    | S v -> Y v   | MUX2X1  | 0.076 | 0.332 |   8.920 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2]         | D v          | DFFSR   | 0.076 | 0.000 |   8.921 |    3.933 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.988 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.214 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.484 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.699 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.920 | 
     | FECTS_clks_clk___L5_I120                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.163 |    6.151 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.164 |    6.152 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[54] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.184
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  8.923
= Slack Time                   -4.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.987 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.760 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.490 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.268 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.049 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.810 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.468 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.378 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.277 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.146 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.013 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.667 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.723 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.629 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.373 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.141 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.309 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.469 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U3179                    | S v -> Y v   | MUX2X1  | 0.152 | 0.334 |   8.923 |    3.936 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54]        | D v          | DFFSR   | 0.152 | 0.000 |   8.923 |    3.937 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.987 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.213 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.488 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    5.715 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    5.935 | 
     | FECTS_clks_clk___L5_I105                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.179 |    6.165 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | CLK ^        | DFFSR   | 0.152 | 0.006 |   1.184 |    6.171 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  8.918
= Slack Time                   -4.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.984 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.757 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.487 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.266 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.046 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.808 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.466 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.375 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.275 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.143 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.011 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.664 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.721 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.627 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.370 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.138 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.311 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.471 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.453 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.605 | 
     | \tx_core/tx_crc/crcpkt2 /U3176                    | S v -> Y v   | MUX2X1  | 0.075 | 0.330 |   8.918 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3]         | D v          | DFFSR   | 0.075 | 0.000 |   8.918 |    3.934 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.984 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.211 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.481 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.695 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.916 | 
     | FECTS_clks_clk___L5_I120                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.163 |    6.147 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] | CLK ^        | DFFSR   | 0.149 | 0.002 |   1.166 |    6.150 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  8.920
= Slack Time                   -4.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.983 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.756 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.486 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.265 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.045 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.807 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.465 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.374 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.274 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.142 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.010 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.663 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.720 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.626 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.369 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.312 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.606 | 
     | \tx_core/tx_crc/crcpkt2 /U4204                    | S v -> Y v   | MUX2X1  | 0.077 | 0.331 |   8.920 |    3.936 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6]         | D v          | DFFSR   | 0.077 | 0.000 |   8.920 |    3.937 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.983 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.210 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.480 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.694 | 
     | FECTS_clks_clk___L4_I32                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.917 | 
     | FECTS_clks_clk___L5_I126                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.146 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | CLK ^        | DFFSR   | 0.149 | 0.006 |   1.169 |    6.152 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.174
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  8.921
= Slack Time                   -4.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.983 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.756 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.486 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.265 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.045 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.807 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.465 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.374 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.274 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.142 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.010 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.663 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.720 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.626 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.369 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.313 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.606 | 
     | \tx_core/tx_crc/crcpkt2 /U3916                    | S v -> Y v   | MUX2X1  | 0.090 | 0.332 |   8.920 |    3.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10]        | D v          | DFFSR   | 0.090 | 0.000 |   8.921 |    3.938 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.983 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.210 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.480 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.694 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.915 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.144 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.174 |    6.156 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  8.917
= Slack Time                   -4.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.983 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.756 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.486 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.265 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.045 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.807 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.465 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.374 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.273 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.142 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.010 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.663 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.720 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.626 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.369 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.313 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.606 | 
     | \tx_core/tx_crc/crcpkt2 /U3185                    | S v -> Y v   | MUX2X1  | 0.105 | 0.328 |   8.916 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23]        | D v          | DFFSR   | 0.105 | 0.000 |   8.917 |    3.934 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.983 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.210 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.480 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.694 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.915 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.144 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] | CLK ^        | DFFSR   | 0.171 | 0.011 |   1.173 |    6.155 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.912
= Slack Time                   -4.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.982 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.755 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.485 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.264 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.044 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.806 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.464 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.373 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.272 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.141 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.009 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.662 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.719 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.625 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.368 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.136 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.314 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.473 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.455 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.607 | 
     | \tx_core/tx_crc/crcpkt2 /U4502                    | S v -> Y v   | MUX2X1  | 0.101 | 0.323 |   8.911 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19]        | D v          | DFFSR   | 0.101 | 0.000 |   8.912 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.982 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.209 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.479 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.693 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.914 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.143 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] | CLK ^        | DFFSR   | 0.170 | 0.007 |   1.168 |    6.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  8.920
= Slack Time                   -4.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.981 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.754 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.484 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.263 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.043 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.804 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.463 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.372 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.271 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.140 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.007 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.661 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.717 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.624 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.367 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.135 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.315 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.475 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.456 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.608 | 
     | \tx_core/tx_crc/crcpkt2 /U3189                    | S v -> Y v   | MUX2X1  | 0.081 | 0.331 |   8.920 |    3.939 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7]         | D v          | DFFSR   | 0.081 | 0.000 |   8.920 |    3.939 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.981 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.207 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.477 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.692 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.913 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.142 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    6.154 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.172
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  8.913
= Slack Time                   -4.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.980 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.753 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.483 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.261 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.042 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.803 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.461 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.371 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.270 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.139 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.006 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.660 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.716 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.622 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.366 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.134 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.316 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.476 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.457 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U3063                    | S v -> Y v   | MUX2X1  | 0.101 | 0.325 |   8.913 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22]        | D v          | DFFSR   | 0.101 | 0.000 |   8.913 |    3.934 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.980 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.206 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.476 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.690 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.912 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.141 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22] | CLK ^        | DFFSR   | 0.170 | 0.011 |   1.172 |    6.152 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.103
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  8.911
= Slack Time                   -4.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.977 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.751 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.481 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.259 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.040 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.801 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.459 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.368 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.268 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.136 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.004 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.658 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.714 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.620 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.364 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.131 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.318 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.478 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.459 | 
     | \tx_core/tx_crc/crcpkt2 /U464                     | A ^ -> Y v   | INVX4   | 1.049 | 1.152 |   8.589 |    3.611 | 
     | \tx_core/tx_crc/crcpkt2 /U3182                    | S v -> Y v   | MUX2X1  | 0.076 | 0.322 |   8.910 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4]         | D v          | DFFSR   | 0.076 | 0.000 |   8.911 |    3.933 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.977 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.204 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.474 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.688 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.910 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.139 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4] | CLK ^        | DFFSR   | 0.169 | 0.005 |   1.166 |    6.143 | 
     +---------------------------------------------------------------------------------------------------------+ 

