#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May 21 16:03:46 2018
# Process ID: 6532
# Current directory: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1
# Command line: vivado.exe -log DDS_tl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS_tl.tcl
# Log file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/DDS_tl.vds
# Journal file: C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDS_tl.tcl -notrace
Command: synth_design -top DDS_tl -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 328.559 ; gain = 75.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDS_tl' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_tl.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'vio_DDS' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/realtime/vio_DDS_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_DDS' (2#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/realtime/vio_DDS_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DDS' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:4]
INFO: [Synth 8-638] synthesizing module 'LFSR_Plus' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:33]
	Parameter W bound to: 12 - type: integer 
	Parameter V bound to: 18 - type: integer 
	Parameter g_type bound to: 0 - type: integer 
	Parameter u_type bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LFSR_Plus' (3#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:33]
WARNING: [Synth 8-350] instance 'dither' of module 'LFSR_Plus' requires 5 connections, but only 4 given [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:40]
INFO: [Synth 8-638] synthesizing module 'SIN_LUT' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:5]
INFO: [Synth 8-256] done synthesizing module 'SIN_LUT' (4#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:5]
WARNING: [Synth 8-6014] Unused sequential element quad_sel_z2_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'DDS' (5#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:4]
INFO: [Synth 8-638] synthesizing module 'codec_if' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:3]
WARNING: [Synth 8-6014] Unused sequential element genblk1.aud_dout_vld_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:93]
WARNING: [Synth 8-6014] Unused sequential element genblk1.aud_dout_vld_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:100]
WARNING: [Synth 8-6014] Unused sequential element aud_din_ack_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:123]
WARNING: [Synth 8-6014] Unused sequential element aud_din_ack_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:129]
INFO: [Synth 8-256] done synthesizing module 'codec_if' (6#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:3]
INFO: [Synth 8-256] done synthesizing module 'DDS_tl' (7#1) [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_tl.v:3]
WARNING: [Synth 8-3331] design codec_if has unconnected port aud_din_vld[1]
WARNING: [Synth 8-3331] design codec_if has unconnected port aud_din_vld[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 367.887 ; gain = 115.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 367.887 ; gain = 115.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp5/vio_DDS_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp5/vio_DDS_in_context.xdc] for cell 'vio'
Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp7/clk_wiz_0_in_context.xdc] for cell 'clock_pll'
Finished Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp7/clk_wiz_0_in_context.xdc] for cell 'clock_pll'
Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/constrs_2/new/pinout.xdc]
Finished Parsing XDC File [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/constrs_2/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/constrs_2/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDS_tl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDS_tl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 668.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/.Xil/Vivado-6532-Peti-PC/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element address_reg_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:14]
WARNING: [Synth 8-6014] Unused sequential element multiply_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:130]
WARNING: [Synth 8-6014] Unused sequential element nco_cnt_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:29]
INFO: [Synth 8-5546] ROM "rst_ff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_done_ff" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element genblk1.div_cntr_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'g_noise_out_reg' [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:248]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LFSR_Plus 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SIN_LUT 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module DDS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module codec_if 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dither/u_noise_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/RND_GEN.v:228]
WARNING: [Synth 8-6014] Unused sequential element singen/address_reg_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/SIN_LUT.v:14]
WARNING: [Synth 8-6014] Unused sequential element multiply_out_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:130]
WARNING: [Synth 8-6014] Unused sequential element nco_cnt_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/DDS_top.v:29]
DSP Report: Generating DSP multiply_out_reg, operation Mode is: (A*B)'.
DSP Report: register multiply_out_reg is absorbed into DSP multiply_out_reg.
DSP Report: operator multiply_out_reg0 is absorbed into DSP multiply_out_reg.
WARNING: [Synth 8-6014] Unused sequential element codec/genblk1.aud_dout_vld_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:93]
WARNING: [Synth 8-6014] Unused sequential element codec/genblk1.aud_dout_vld_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:100]
WARNING: [Synth 8-6014] Unused sequential element codec/genblk1.shr_rx_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:89]
WARNING: [Synth 8-6014] Unused sequential element codec/aud_din_ack_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:123]
WARNING: [Synth 8-6014] Unused sequential element codec/aud_din_ack_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:129]
INFO: [Synth 8-5546] ROM "codec/rst_ff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "codec/init_done_ff" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element codec/genblk1.div_cntr_reg was removed.  [C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.srcs/sources_1/new/I2S_codec.v:59]
WARNING: [Synth 8-3917] design DDS_tl has port codec_m0 driven by constant 0
WARNING: [Synth 8-3917] design DDS_tl has port codec_m1 driven by constant 0
WARNING: [Synth 8-3917] design DDS_tl has port codec_i2s driven by constant 0
WARNING: [Synth 8-3917] design DDS_tl has port codec_mdiv1 driven by constant 0
WARNING: [Synth 8-3917] design DDS_tl has port codec_mdiv2 driven by constant 0
WARNING: [Synth 8-3331] design DDS_tl has unconnected port codec_sdout
INFO: [Synth 8-3886] merging instance 'dds_int/dither/rand_ff_reg[1]' (FDR) to 'dds_int/dither/rand_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/rand_ff_reg[5]' (FDR) to 'dds_int/dither/rand_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/rand_ff_reg[6]' (FDR) to 'dds_int/dither/rand_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/rand_ff_reg[8]' (FDR) to 'dds_int/dither/rand_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[0]' (FDR) to 'dds_int/dither/rand_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[4]' (FDR) to 'dds_int/dither/rand_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[5]' (FDR) to 'dds_int/dither/rand_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[7]' (FDR) to 'dds_int/dither/rand_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[9]' (FDR) to 'dds_int/dither/temp_u_noise3_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise3_reg[10]' (FDR) to 'dds_int/dither/temp_u_noise3_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/rand_out_reg[5]' (FDR) to 'dds_int/dither/temp_u_noise2_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[4]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise1_reg[5]' (FDR) to 'dds_int/dither/temp_u_noise3_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[7]' (FDR) to 'dds_int/dither/temp_u_noise3_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[9]' (FDR) to 'dds_int/dither/temp_u_noise2_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[10]' (FDR) to 'dds_int/dither/temp_u_noise2_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise1_reg[11]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise0_reg[5]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise0_reg[9]' (FDR) to 'dds_int/dither/temp_u_noise0_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[3]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise2_reg[6]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise1_reg[10]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise0_reg[4]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise0_reg[7]' (FDR) to 'dds_int/dither/temp_u_noise1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_int/dither/temp_u_noise0_reg[10]' (FDR) to 'dds_int/dither/temp_u_noise0_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|SIN_LUT     | address_reg_reg        | 1024x23       | Block RAM      | 
|DDS         | singen/address_reg_reg | 1024x23       | Block RAM      | 
+------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DDS         | (A*B)'      | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_pll/clk_out1' to pin 'clock_pll/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 668.910 ; gain = 416.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 678.563 ; gain = 425.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dds_int/singen/address_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_DDS       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |vio_DDS   |     1|
|3     |CARRY4    |    35|
|4     |DSP48E1   |     1|
|5     |LUT1      |    80|
|6     |LUT2      |    49|
|7     |LUT3      |    49|
|8     |LUT4      |    46|
|9     |LUT5      |    37|
|10    |LUT6      |    26|
|11    |RAMB36E1  |     1|
|12    |FDRE      |   188|
|13    |FDSE      |    17|
|14    |LDC       |    12|
|15    |IBUF      |     3|
|16    |OBUF      |    12|
+------+----------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   599|
|2     |  dds_int  |DDS       |   437|
|3     |    dither |LFSR_Plus |   172|
|4     |    singen |SIN_LUT   |    53|
|5     |  codec    |codec_if  |   104|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 688.707 ; gain = 134.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 688.707 ; gain = 436.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

57 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 688.707 ; gain = 446.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/Peti/Documents/VIK_MSc/rendszer/rendszer_hf/logterv/DDS/DDS.runs/synth_1/DDS_tl.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 688.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 21 16:04:40 2018...
