
---------- Begin Simulation Statistics ----------
final_tick                                74820494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 411275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697288                       # Number of bytes of host memory used
host_op_rate                                   411289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   243.15                       # Real time elapsed on the host
host_tick_rate                              307716347                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074820                       # Number of seconds simulated
sim_ticks                                 74820494500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.487233                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  597001                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600078                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               870                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600203                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              246                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602400                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     600                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.496410                       # CPI: cycles per instruction
system.cpu.discardedOps                          2687                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901018                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094515                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36764279                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.668266                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        149640989                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50007205     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900776     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095633     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003724                       # Class of committed instruction
system.cpu.tickCycles                       112876710                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           91                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             94                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46378                       # Transaction distribution
system.membus.trans_dist::CleanEvict              155                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46504                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       139889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 139889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47093                       # Request fanout histogram
system.membus.respLayer1.occupancy         6047412750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6039405500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          626                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           642                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2596864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191277056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              193873920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46611                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94982144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            94036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93870     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    163      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1559089000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1520447500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  238                       # number of demand (read+write) hits
system.l2.demand_hits::total                      747                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 509                       # number of overall hits
system.l2.overall_hits::.cpu.data                 238                       # number of overall hits
system.l2.overall_hits::total                     747                       # number of overall hits
system.l2.demand_misses::.cpu.inst                133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46545                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               133                       # number of overall misses
system.l2.overall_misses::.cpu.data             46545                       # number of overall misses
system.l2.overall_misses::total                 46678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13089908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13128161000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13089908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13128161000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47425                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47425                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.207165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.207165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 287616.541353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 281231.238586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 281249.432281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 287616.541353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 281231.238586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 281249.432281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46378                       # number of writebacks
system.l2.writebacks::total                     46378                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12624458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12661381000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12624458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12661381000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.207165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.207165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 277616.541353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 271231.238586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 271249.432281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 277616.541353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 271231.238586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 271249.432281                       # average overall mshr miss latency
system.l2.replacements                          46611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          576                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              576                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          576                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          576                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    93                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           46504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13077388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13077388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 281209.971185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 281209.971185                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12612348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12612348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 271209.971185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 271209.971185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.207165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.207165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 287616.541353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 287616.541353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.207165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.207165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 277616.541353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 277616.541353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.220430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.220430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 305353.658537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 305353.658537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12109500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12109500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.220430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.220430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 295353.658537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 295353.658537                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.852903                       # Cycle average of tags in use
system.l2.tags.total_refs                       94731                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.026808                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.140652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       127.693967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    141486                       # Number of tag accesses
system.l2.tags.data_accesses                   141486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         272384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95324160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95596544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       272384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        272384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94982144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94982144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3640500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1274038091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1277678591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3640500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3640500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1269466937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1269466937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1269466937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3640500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1274038091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2547145528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1484096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1489408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000285439750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1602620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1440923                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46378                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1493696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1484096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 170592631000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7468320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            198598831000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    114210.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               132960.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       415                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1399017                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1378559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1493696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1484096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  46677                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       200169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    952.073898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   846.823297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.055643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12413      6.20%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596      0.30%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          522      0.26%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          364      0.18%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          506      0.25%      7.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          511      0.26%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          506      0.25%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12376      6.18%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172375     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.206999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.010712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.338076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         46374     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.078940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            46376    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46377                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95594496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94981184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95596544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94982144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1277.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1269.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1277.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1269.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74819541000                       # Total gap between requests
system.mem_ctrls.avgGap                     804027.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       272384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95322112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94981184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3640499.863309510518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1274010719.081788539886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1269454106.588402748108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1489440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1484096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    550366000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 198048465000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1329982511000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    129315.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    132968.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    896156.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            714435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            379731495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5330895360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3872075940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5906075760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13729964490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17168994720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47102173305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.535712                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43896679250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2498340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28425475250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            714771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            379909860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5333865600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3874826880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5906075760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13727349900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17171196480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47107995600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.613529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43900971750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2498340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28421182750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1792170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1792170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1792170                       # number of overall hits
system.cpu.icache.overall_hits::total         1792170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          642                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            642                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          642                       # number of overall misses
system.cpu.icache.overall_misses::total           642                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55944000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55944000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55944000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55944000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87140.186916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87140.186916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87140.186916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87140.186916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          626                       # number of writebacks
system.cpu.icache.writebacks::total               626                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55302000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55302000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86140.186916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86140.186916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86140.186916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86140.186916                       # average overall mshr miss latency
system.cpu.icache.replacements                    626                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1792170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1792170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          642                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55944000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55944000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87140.186916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87140.186916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86140.186916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86140.186916                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2792.542056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1793454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1793454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48713098                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48713098                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48713150                       # number of overall hits
system.cpu.dcache.overall_hits::total        48713150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        93307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        93314                       # number of overall misses
system.cpu.dcache.overall_misses::total         93314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27602415500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27602415500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27602415500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27602415500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806464                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001912                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001912                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 295823.630596                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 295823.630596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 295801.439227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 295801.439227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46614                       # number of writebacks
system.cpu.dcache.writebacks::total             46614                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46527                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46783                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13166042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13166042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13166882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13166882000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 281445.970500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 281445.970500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 281445.867088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 281445.867088                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92747.395833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92747.395833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86573.770492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86573.770492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13002400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13002400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        93115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27584608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27584608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 296242.366966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 296242.366966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13150199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13150199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 282211.290426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 282211.290426                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       839500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       839500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 279833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 279833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.997068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48759961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1042.258107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.997068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97659767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97659767                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74820494500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
