#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11de07530 .scope module, "ex3_tb" "ex3_tb" 2 45;
 .timescale 0 0;
P_0x600001cf4a80 .param/l "CLK_CYCLES" 1 2 62, +C4<00000000000000000000000000001010>;
P_0x600001cf4ac0 .param/l "CLK_PERIOD" 1 2 61, +C4<00000000000000000000000001100100>;
P_0x600001cf4b00 .param/l "RST_PULSE" 1 2 63, +C4<00000000000000000000000001100100>;
v0x600001bf4630_0 .var "A6", 0 0;
v0x600001bf46c0_0 .var "I3", 0 0;
v0x600001bf4750_0 .var "X3", 0 0;
v0x600001bf47e0_0 .var "clk", 0 0;
v0x600001bf4870_0 .net "out", 0 0, v0x600001bf4480_0;  1 drivers
v0x600001bf4900_0 .var "rst_b", 0 0;
S_0x11de079b0 .scope module, "uut" "ex3" 2 51, 2 1 0, S_0x11de07530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "A6";
    .port_info 3 /INPUT 1 "X3";
    .port_info 4 /INPUT 1 "I3";
    .port_info 5 /OUTPUT 1 "out";
P_0x6000015f4100 .param/l "S0" 1 2 6, C4<0001>;
P_0x6000015f4140 .param/l "S1" 1 2 6, C4<0010>;
P_0x6000015f4180 .param/l "S2" 1 2 6, C4<0100>;
P_0x6000015f41c0 .param/l "S3" 1 2 6, C4<1000>;
v0x600001bf41b0_0 .net "A6", 0 0, v0x600001bf4630_0;  1 drivers
v0x600001bf4240_0 .net "I3", 0 0, v0x600001bf46c0_0;  1 drivers
v0x600001bf42d0_0 .net "X3", 0 0, v0x600001bf4750_0;  1 drivers
v0x600001bf4360_0 .net "clk", 0 0, v0x600001bf47e0_0;  1 drivers
v0x600001bf43f0_0 .var "next_state", 3 0;
v0x600001bf4480_0 .var "out", 0 0;
v0x600001bf4510_0 .net "rst_b", 0 0, v0x600001bf4900_0;  1 drivers
v0x600001bf45a0_0 .var "state", 3 0;
E_0x600003cf0380/0 .event negedge, v0x600001bf4510_0;
E_0x600003cf0380/1 .event posedge, v0x600001bf4360_0;
E_0x600003cf0380 .event/or E_0x600003cf0380/0, E_0x600003cf0380/1;
E_0x600003cf03c0 .event anyedge, v0x600001bf45a0_0;
E_0x600003cf0400 .event anyedge, v0x600001bf45a0_0, v0x600001bf41b0_0, v0x600001bf42d0_0, v0x600001bf4240_0;
    .scope S_0x11de079b0;
T_0 ;
    %wait E_0x600003cf0400;
    %vpi_call 2 12 "$display", "%d", v0x600001bf45a0_0 {0 0 0};
    %load/vec4 v0x600001bf45a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x600001bf41b0_0;
    %load/vec4 v0x600001bf42d0_0;
    %and;
    %load/vec4 v0x600001bf4240_0;
    %and;
    %load/vec4 v0x600001bf42d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600001bf4240_0;
    %load/vec4 v0x600001bf41b0_0;
    %and;
    %load/vec4 v0x600001bf4240_0;
    %load/vec4 v0x600001bf42d0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x600001bf4240_0;
    %load/vec4 v0x600001bf42d0_0;
    %and;
    %load/vec4 v0x600001bf41b0_0;
    %load/vec4 v0x600001bf42d0_0;
    %and;
    %load/vec4 v0x600001bf4240_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x600001bf42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
T_0.11 ;
T_0.10 ;
T_0.8 ;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x600001bf41b0_0;
    %load/vec4 v0x600001bf4240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
T_0.14 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x600001bf4240_0;
    %load/vec4 v0x600001bf41b0_0;
    %and;
    %load/vec4 v0x600001bf42d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
T_0.15 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x600001bf42d0_0;
    %load/vec4 v0x600001bf41b0_0;
    %and;
    %load/vec4 v0x600001bf41b0_0;
    %load/vec4 v0x600001bf4240_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001bf43f0_0, 0, 4;
T_0.17 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11de079b0;
T_1 ;
    %wait E_0x600003cf03c0;
    %load/vec4 v0x600001bf45a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4480_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4480_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4480_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4480_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11de079b0;
T_2 ;
    %wait E_0x600003cf0380;
    %load/vec4 v0x600001bf4510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001bf45a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001bf43f0_0;
    %assign/vec4 v0x600001bf45a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11de07530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf47e0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x600001bf47e0_0;
    %inv;
    %store/vec4 v0x600001bf47e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x11de07530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4900_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4900_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x11de07530;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4630_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4630_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4630_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4630_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4630_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x11de07530;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf4750_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x11de07530;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bf46c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x11de07530;
T_8 ;
    %vpi_call 2 116 "$display", "A6 | X3 | I3 | out" {0 0 0};
    %vpi_call 2 117 "$monitor", "%b  | %b  | %b  | %b", v0x600001bf4630_0, v0x600001bf4750_0, v0x600001bf46c0_0, v0x600001bf4870_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex3.v";
