#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Feb 13 17:33:00 2023
# Process ID: 9000
# Current directory: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/inner_product/xsim_script.tcl}
# Log file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution1/sim/verilog/xsim.log
# Journal file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution1/sim/verilog\xsim.jou
# Running On: winvdi1007, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 4, Host memory: 8588 MB
#-----------------------------------------------------------
source xsim.dir/inner_product/xsim_script.tcl
# xsim {inner_product} -view {{inner_product_dataflow_ana.wcfg}} -tclbatch {inner_product.tcl} -protoinst {inner_product.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file inner_product.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_inner_product_top/AESL_inst_inner_product//AESL_inst_inner_product_activity
Time resolution is 1 ps
open_wave_config inner_product_dataflow_ana.wcfg
source inner_product.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/s_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/s -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_start -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_done -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_idle -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_inner_product_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_s -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_inner_product_top/s_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/s -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_inner_product_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_address0 -into $tb_return_group -radix hex
## save_wave_config inner_product.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "282000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 306 ns : File "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution1/sim/verilog/inner_product.autotb.v" Line 323
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 13 17:33:02 2023...
