

================================================================
== Vivado HLS Report for 'getFilterOut'
================================================================
* Date:           Fri Dec 22 13:47:14 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.748|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_float_i_fu_510  |p_hls_fptosi_float_i  |    1|    1|    1|    1|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1079|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      5|    1709|   2215|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1165|    -|
|Register         |        -|      -|    1210|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    2919|   4459|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |getFilterOut_AXILiteS_s_axi_U    |getFilterOut_AXILiteS_s_axi  |        4|      0|  225|  214|    0|
    |getFilterOut_faddbkb_U2          |getFilterOut_faddbkb         |        0|      2|  205|  205|    0|
    |getFilterOut_fdivdEe_U4          |getFilterOut_fdivdEe         |        0|      0|  762|  809|    0|
    |getFilterOut_fmulcud_U3          |getFilterOut_fmulcud         |        0|      3|  143|  140|    0|
    |getFilterOut_sitoeOg_U5          |getFilterOut_sitoeOg         |        0|      0|  339|  373|    0|
    |grp_p_hls_fptosi_float_i_fu_510  |p_hls_fptosi_float_i         |        0|      0|   35|  474|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                            |                             |        4|      5| 1709| 2215|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_590_p2                 |     +    |      0|  0|  23|          16|           1|
    |add_ln25_1_fu_679_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_2_fu_720_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_3_fu_771_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_4_fu_812_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_5_fu_853_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_6_fu_894_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_7_fu_945_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_8_fu_986_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_fu_628_p2                 |     +    |      0|  0|  39|          32|           1|
    |sub_ln25_1_fu_641_p2               |     -    |      0|  0|  23|           2|          16|
    |sub_ln25_2_fu_692_p2               |     -    |      0|  0|  23|           2|          16|
    |sub_ln25_3_fu_733_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_4_fu_784_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_5_fu_825_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_6_fu_866_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_7_fu_907_p2               |     -    |      0|  0|  23|           4|          16|
    |sub_ln25_8_fu_958_p2               |     -    |      0|  0|  23|           4|          16|
    |sub_ln25_fu_600_p2                 |     -    |      0|  0|  23|           1|          16|
    |ap_block_state200_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_578_p2              |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln17_fu_572_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln25_1_fu_660_p2              |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln25_2_fu_701_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln25_3_fu_752_p2              |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln25_4_fu_793_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_5_fu_834_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_6_fu_875_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_7_fu_926_p2              |   icmp   |      0|  0|  18|          29|           1|
    |icmp_ln25_8_fu_967_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln25_fu_609_p2                |   icmp   |      0|  0|  18|          32|           1|
    |or_ln17_fu_584_p2                  |    or    |      0|  0|   2|           1|           1|
    |select_ln27_1_fu_685_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_2_fu_726_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_3_fu_777_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_4_fu_818_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_5_fu_859_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_6_fu_900_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_7_fu_951_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_8_fu_992_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_fu_634_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1079|         663|         487|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  617|        138|    1|        138|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2         |    9|          2|    1|          2|
    |ap_phi_mux_j_0_1_phi_fu_327_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_2_phi_fu_349_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_3_phi_fu_371_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_4_phi_fu_393_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_5_phi_fu_415_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_6_phi_fu_437_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_7_phi_fu_459_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_8_phi_fu_481_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_9_phi_fu_503_p4  |    9|          2|   32|         64|
    |grp_fu_516_p0                   |   47|         10|   32|        320|
    |grp_fu_529_p0                   |   50|         11|   32|        352|
    |grp_fu_529_p1                   |   15|          3|   32|         96|
    |grp_fu_548_p0                   |   15|          3|   32|         96|
    |inputs_address0                 |   47|         10|    4|         40|
    |j_0_1_reg_324                   |    9|          2|   32|         64|
    |j_0_2_reg_346                   |    9|          2|   32|         64|
    |j_0_3_reg_368                   |    9|          2|   32|         64|
    |j_0_4_reg_390                   |    9|          2|   32|         64|
    |j_0_5_reg_412                   |    9|          2|   32|         64|
    |j_0_6_reg_434                   |    9|          2|   32|         64|
    |j_0_7_reg_456                   |    9|          2|   32|         64|
    |j_0_8_reg_478                   |    9|          2|   32|         64|
    |j_0_9_reg_500                   |    9|          2|   32|         64|
    |out_r_address0                  |   50|         11|    4|         44|
    |sum_0_1_reg_312                 |    9|          2|   32|         64|
    |sum_0_2_reg_334                 |    9|          2|   32|         64|
    |sum_0_3_reg_356                 |    9|          2|   32|         64|
    |sum_0_4_reg_378                 |    9|          2|   32|         64|
    |sum_0_5_reg_400                 |    9|          2|   32|         64|
    |sum_0_6_reg_422                 |    9|          2|   32|         64|
    |sum_0_7_reg_444                 |    9|          2|   32|         64|
    |sum_0_8_reg_466                 |    9|          2|   32|         64|
    |sum_0_9_reg_488                 |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1165|        258| 1010|       2832|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln25_1_reg_1076                           |   32|   0|   32|          0|
    |add_ln25_2_reg_1105                           |   32|   0|   32|          0|
    |add_ln25_3_reg_1134                           |   32|   0|   32|          0|
    |add_ln25_4_reg_1163                           |   32|   0|   32|          0|
    |add_ln25_5_reg_1192                           |   32|   0|   32|          0|
    |add_ln25_6_reg_1221                           |   32|   0|   32|          0|
    |add_ln25_7_reg_1250                           |   32|   0|   32|          0|
    |add_ln25_8_reg_1279                           |   32|   0|   32|          0|
    |add_ln25_reg_1047                             |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  137|   0|  137|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                       |    1|   0|    1|          0|
    |coef_reg_1022                                 |   32|   0|   32|          0|
    |depth_read_reg_999                            |   16|   0|   16|          0|
    |grp_p_hls_fptosi_float_i_fu_510_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln25_1_reg_1062                          |    1|   0|    1|          0|
    |icmp_ln25_1_reg_1062_pp1_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_2_reg_1091                          |    1|   0|    1|          0|
    |icmp_ln25_2_reg_1091_pp2_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_3_reg_1120                          |    1|   0|    1|          0|
    |icmp_ln25_3_reg_1120_pp3_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_4_reg_1149                          |    1|   0|    1|          0|
    |icmp_ln25_4_reg_1149_pp4_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_5_reg_1178                          |    1|   0|    1|          0|
    |icmp_ln25_5_reg_1178_pp5_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_6_reg_1207                          |    1|   0|    1|          0|
    |icmp_ln25_6_reg_1207_pp6_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_7_reg_1236                          |    1|   0|    1|          0|
    |icmp_ln25_7_reg_1236_pp7_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_8_reg_1265                          |    1|   0|    1|          0|
    |icmp_ln25_8_reg_1265_pp8_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_reg_1033                            |    1|   0|    1|          0|
    |icmp_ln25_reg_1033_pp0_iter1_reg              |    1|   0|    1|          0|
    |j_0_1_reg_324                                 |   32|   0|   32|          0|
    |j_0_2_reg_346                                 |   32|   0|   32|          0|
    |j_0_3_reg_368                                 |   32|   0|   32|          0|
    |j_0_4_reg_390                                 |   32|   0|   32|          0|
    |j_0_5_reg_412                                 |   32|   0|   32|          0|
    |j_0_6_reg_434                                 |   32|   0|   32|          0|
    |j_0_7_reg_456                                 |   32|   0|   32|          0|
    |j_0_8_reg_478                                 |   32|   0|   32|          0|
    |j_0_9_reg_500                                 |   32|   0|   32|          0|
    |or_ln17_reg_1013                              |    1|   0|    1|          0|
    |reg_552                                       |   32|   0|   32|          0|
    |reg_558                                       |   32|   0|   32|          0|
    |reg_568                                       |   32|   0|   32|          0|
    |sum_0_1_reg_312                               |   32|   0|   32|          0|
    |sum_0_2_reg_334                               |   32|   0|   32|          0|
    |sum_0_3_reg_356                               |   32|   0|   32|          0|
    |sum_0_4_reg_378                               |   32|   0|   32|          0|
    |sum_0_5_reg_400                               |   32|   0|   32|          0|
    |sum_0_6_reg_422                               |   32|   0|   32|          0|
    |sum_0_7_reg_444                               |   32|   0|   32|          0|
    |sum_0_8_reg_466                               |   32|   0|   32|          0|
    |sum_0_9_reg_488                               |   32|   0|   32|          0|
    |tmp_20_reg_1037                               |    1|   0|    1|          0|
    |tmp_20_reg_1037_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_22_reg_1066                               |    1|   0|    1|          0|
    |tmp_22_reg_1066_pp1_iter1_reg                 |    1|   0|    1|          0|
    |tmp_23_reg_1095                               |    1|   0|    1|          0|
    |tmp_23_reg_1095_pp2_iter1_reg                 |    1|   0|    1|          0|
    |tmp_25_reg_1124                               |    1|   0|    1|          0|
    |tmp_25_reg_1124_pp3_iter1_reg                 |    1|   0|    1|          0|
    |tmp_26_reg_1153                               |    1|   0|    1|          0|
    |tmp_26_reg_1153_pp4_iter1_reg                 |    1|   0|    1|          0|
    |tmp_27_reg_1182                               |    1|   0|    1|          0|
    |tmp_27_reg_1182_pp5_iter1_reg                 |    1|   0|    1|          0|
    |tmp_28_reg_1211                               |    1|   0|    1|          0|
    |tmp_28_reg_1211_pp6_iter1_reg                 |    1|   0|    1|          0|
    |tmp_30_reg_1240                               |    1|   0|    1|          0|
    |tmp_30_reg_1240_pp7_iter1_reg                 |    1|   0|    1|          0|
    |tmp_31_reg_1269                               |    1|   0|    1|          0|
    |tmp_31_reg_1269_pp8_iter1_reg                 |    1|   0|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1210|   0| 1210|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    9|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    9|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | getFilterOut | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | getFilterOut | return value |
|interrupt               | out |    1| ap_ctrl_hs | getFilterOut | return value |
+------------------------+-----+-----+------------+--------------+--------------+

