{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542900144889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542900144896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 10:22:24 2018 " "Processing started: Thu Nov 22 10:22:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542900144896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542900144896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542900144897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542900145894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-SumadorArch " "Found design unit 1: Sumador-SumadorArch" {  } { { "Sumador.vhd" "" { Text "D:/VHDL/Sumador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "D:/VHDL/Sumador.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-SelectorArch " "Found design unit 1: Selector-SelectorArch" {  } { { "Selector.vhd" "" { Text "D:/VHDL/Selector.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.vhd" "" { Text "D:/VHDL/Selector.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Salida-SalidaArch " "Found design unit 1: Salida-SalidaArch" {  } { { "Salida.vhd" "" { Text "D:/VHDL/Salida.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "Salida.vhd" "" { Text "D:/VHDL/Salida.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrorespuesta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrorespuesta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroRespuesta-RegistroRespuestaArch " "Found design unit 1: RegistroRespuesta-RegistroRespuestaArch" {  } { { "RegistroRespuesta.vhd" "" { Text "D:/VHDL/RegistroRespuesta.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146801 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroRespuesta " "Found entity 1: RegistroRespuesta" {  } { { "RegistroRespuesta.vhd" "" { Text "D:/VHDL/RegistroRespuesta.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrocom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroCom2-RegistroCom2Arch " "Found design unit 1: RegistroCom2-RegistroCom2Arch" {  } { { "RegistroCom2.vhd" "" { Text "D:/VHDL/RegistroCom2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146834 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroCom2 " "Found entity 1: RegistroCom2" {  } { { "RegistroCom2.vhd" "" { Text "D:/VHDL/RegistroCom2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorproceso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorproceso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorProceso-ContadorProcesoArch " "Found design unit 1: ContadorProceso-ContadorProcesoArch" {  } { { "ContadorProceso.vhd" "" { Text "D:/VHDL/ContadorProceso.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorProceso " "Found entity 1: ContadorProceso" {  } { { "ContadorProceso.vhd" "" { Text "D:/VHDL/ContadorProceso.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complemento2-Complemento2Arch " "Found design unit 1: Complemento2-Complemento2Arch" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900146965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900146965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Booth.vhd " "Can't analyze file -- file Booth.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542900147001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-Behavioral " "Found design unit 1: sistema-Behavioral" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147086 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhdl" "" { Text "D:/VHDL/ROM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147114 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhdl" "" { Text "D:/VHDL/ROM.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147139 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdua.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pdua.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdua-Behavioral " "Found design unit 1: pdua-Behavioral" {  } { { "pdua.vhdl" "" { Text "D:/VHDL/pdua.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147165 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdua " "Found entity 1: pdua" {  } { { "pdua.vhdl" "" { Text "D:/VHDL/pdua.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-Behavioral " "Found design unit 1: MDR-Behavioral" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147189 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-Behavioral " "Found design unit 1: MAR-Behavioral" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147213 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhdl" "" { Text "D:/VHDL/MAR.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-Behavioral " "Found design unit 1: ctrl-Behavioral" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147245 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-Behavioral " "Found design unit 1: banco-Behavioral" {  } { { "banco.vhdl" "" { Text "D:/VHDL/banco.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147270 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhdl" "" { Text "D:/VHDL/banco.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Bit_Slice " "Found design unit 1: ALU-Bit_Slice" {  } { { "ALU.vhdl" "" { Text "D:/VHDL/ALU.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147296 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/VHDL/ALU.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_BIT-Behavioral " "Found design unit 1: ALU_BIT-Behavioral" {  } { { "ALU_BIT.vhdl" "" { Text "D:/VHDL/ALU_BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_BIT " "Found entity 1: ALU_BIT" {  } { { "ALU_BIT.vhdl" "" { Text "D:/VHDL/ALU_BIT.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-PMArch " "Found design unit 1: PM-PMArch" {  } { { "PM.vhd" "" { Text "D:/VHDL/PM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147371 ""} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Found entity 1: PM" {  } { { "PM.vhd" "" { Text "D:/VHDL/PM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542900147371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542900147370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542900147533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iom sistema.vhdl(81) " "Verilog HDL or VHDL warning at sistema.vhdl(81): object \"iom\" assigned a value but never read" {  } { { "sistema.vhdl" "" { Text "D:/VHDL/sistema.vhdl" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542900147542 "|sistema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdua pdua:U1 " "Elaborating entity \"pdua\" for hierarchy \"pdua:U1\"" {  } { { "sistema.vhdl" "U1" { Text "D:/VHDL/sistema.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl pdua:U1\|ctrl:u1 " "Elaborating entity \"ctrl\" for hierarchy \"pdua:U1\|ctrl:u1\"" {  } { { "pdua.vhdl" "u1" { Text "D:/VHDL/pdua.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco pdua:U1\|banco:u2 " "Elaborating entity \"banco\" for hierarchy \"pdua:U1\|banco:u2\"" {  } { { "pdua.vhdl" "u2" { Text "D:/VHDL/pdua.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pdua:U1\|ALU:u3 " "Elaborating entity \"ALU\" for hierarchy \"pdua:U1\|ALU:u3\"" {  } { { "pdua.vhdl" "u3" { Text "D:/VHDL/pdua.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_BIT pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN " "Elaborating entity \"ALU_BIT\" for hierarchy \"pdua:U1\|ALU:u3\|ALU_BIT:\\Slices:7:BITN:BN\"" {  } { { "ALU.vhdl" "\\Slices:7:BITN:BN" { Text "D:/VHDL/ALU.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR pdua:U1\|MAR:u4 " "Elaborating entity \"MAR\" for hierarchy \"pdua:U1\|MAR:u4\"" {  } { { "pdua.vhdl" "u4" { Text "D:/VHDL/pdua.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR pdua:U1\|MDR:u5 " "Elaborating entity \"MDR\" for hierarchy \"pdua:U1\|MDR:u5\"" {  } { { "pdua.vhdl" "u5" { Text "D:/VHDL/pdua.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147619 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_EX_out MDR.vhdl(36) " "VHDL Process Statement warning at MDR.vhdl(36): inferring latch(es) for signal or variable \"DATA_EX_out\", which holds its previous value in one or more paths through the process" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542900147623 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[0\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[0\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147623 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[1\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[1\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147623 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[2\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[2\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147623 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[3\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[3\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147623 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[4\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[4\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147625 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[5\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[5\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147625 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[6\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[6\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147625 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_EX_out\[7\] MDR.vhdl(36) " "Inferred latch for \"DATA_EX_out\[7\]\" at MDR.vhdl(36)" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147625 "|sistema|pdua:U1|MDR:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:U2\"" {  } { { "sistema.vhdl" "U2" { Text "D:/VHDL/sistema.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:U3\"" {  } { { "sistema.vhdl" "U3" { Text "D:/VHDL/sistema.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147632 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542900147636 "|sistema|RAM:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem RAM.vhdl(34) " "VHDL Process Statement warning at RAM.vhdl(34): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542900147637 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147637 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147637 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147637 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147637 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147640 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147640 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147640 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[0\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[1\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147641 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147642 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[2\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147644 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147645 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147645 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147645 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147645 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[3\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147646 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147647 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[4\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147648 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147649 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[5\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[6\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147650 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147653 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] RAM.vhdl(34) " "Inferred latch for \"mem\[7\]\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.vhdl(34) " "Inferred latch for \"data_out\[0\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.vhdl(34) " "Inferred latch for \"data_out\[1\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.vhdl(34) " "Inferred latch for \"data_out\[2\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.vhdl(34) " "Inferred latch for \"data_out\[3\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.vhdl(34) " "Inferred latch for \"data_out\[4\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.vhdl(34) " "Inferred latch for \"data_out\[5\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.vhdl(34) " "Inferred latch for \"data_out\[6\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.vhdl(34) " "Inferred latch for \"data_out\[7\]\" at RAM.vhdl(34)" {  } { { "RAM.vhdl" "" { Text "D:/VHDL/RAM.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542900147654 "|sistema|RAM:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM PM:U4 " "Elaborating entity \"PM\" for hierarchy \"PM:U4\"" {  } { { "sistema.vhdl" "U4" { Text "D:/VHDL/sistema.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorProceso PM:U4\|ContadorProceso:BContadorProceso " "Elaborating entity \"ContadorProceso\" for hierarchy \"PM:U4\|ContadorProceso:BContadorProceso\"" {  } { { "PM.vhd" "BContadorProceso" { Text "D:/VHDL/PM.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCom2 PM:U4\|RegistroCom2:BRegistroCom2 " "Elaborating entity \"RegistroCom2\" for hierarchy \"PM:U4\|RegistroCom2:BRegistroCom2\"" {  } { { "PM.vhd" "BRegistroCom2" { Text "D:/VHDL/PM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroRespuesta PM:U4\|RegistroRespuesta:BRegistroRespuesta " "Elaborating entity \"RegistroRespuesta\" for hierarchy \"PM:U4\|RegistroRespuesta:BRegistroRespuesta\"" {  } { { "PM.vhd" "BRegistroRespuesta" { Text "D:/VHDL/PM.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador PM:U4\|Sumador:BSumador " "Elaborating entity \"Sumador\" for hierarchy \"PM:U4\|Sumador:BSumador\"" {  } { { "PM.vhd" "BSumador" { Text "D:/VHDL/PM.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 PM:U4\|Complemento2:BComplemento2 " "Elaborating entity \"Complemento2\" for hierarchy \"PM:U4\|Complemento2:BComplemento2\"" {  } { { "PM.vhd" "BComplemento2" { Text "D:/VHDL/PM.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147690 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n Complemento2.vhd(39) " "VHDL Signal Declaration warning at Complemento2.vhd(39): used explicit default value for signal \"n\" because signal was never assigned a value" {  } { { "Complemento2.vhd" "" { Text "D:/VHDL/Complemento2.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1542900147693 "|sistema|PM:U4|Complemento2:BComplemento2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector PM:U4\|Selector:BSelector " "Elaborating entity \"Selector\" for hierarchy \"PM:U4\|Selector:BSelector\"" {  } { { "PM.vhd" "BSelector" { Text "D:/VHDL/PM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida PM:U4\|Salida:BSalida " "Elaborating entity \"Salida\" for hierarchy \"PM:U4\|Salida:BSalida\"" {  } { { "PM.vhd" "BSalida" { Text "D:/VHDL/PM.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control PM:U4\|Control:BControl " "Elaborating entity \"Control\" for hierarchy \"PM:U4\|Control:BControl\"" {  } { { "PM.vhd" "BControl" { Text "D:/VHDL/PM.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542900147709 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[7\]\" " "Converted tri-state node \"datai\[7\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[6\]\" " "Converted tri-state node \"datai\[6\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[5\]\" " "Converted tri-state node \"datai\[5\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[4\]\" " "Converted tri-state node \"datai\[4\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[3\]\" " "Converted tri-state node \"datai\[3\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[2\]\" " "Converted tri-state node \"datai\[2\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[1\]\" " "Converted tri-state node \"datai\[1\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datai\[0\]\" " "Converted tri-state node \"datai\[0\]\" into a selector" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1542900149444 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1542900149444 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1542900151705 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\] RAM:U3\|mem\[7\]\[0\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\" to the node \"RAM:U3\|mem\[7\]\[0\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[1\] RAM:U3\|mem\[7\]\[1\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\" to the node \"RAM:U3\|mem\[7\]\[1\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[2\] RAM:U3\|mem\[7\]\[2\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\" to the node \"RAM:U3\|mem\[7\]\[2\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[3\] RAM:U3\|mem\[7\]\[3\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\" to the node \"RAM:U3\|mem\[7\]\[3\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[4\] RAM:U3\|mem\[7\]\[4\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\" to the node \"RAM:U3\|mem\[7\]\[4\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[5\] RAM:U3\|mem\[7\]\[5\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\" to the node \"RAM:U3\|mem\[7\]\[5\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[6\] RAM:U3\|mem\[7\]\[6\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\" to the node \"RAM:U3\|mem\[7\]\[6\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "pdua:U1\|MDR:u5\|DATA_EX_out\[7\] RAM:U3\|mem\[7\]\[7\] " "Converted the fan-out from the tri-state buffer \"pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\" to the node \"RAM:U3\|mem\[7\]\[7\]\" into an OR gate" {  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1542900151844 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1542900151844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151854 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151854 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69 " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[0\]_69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151854 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151854 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151854 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151855 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151855 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151858 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151858 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151858 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151858 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151859 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151859 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151859 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151859 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\$latch " "Latch pdua:U1\|MDR:u5\|DATA_EX_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports D and ENA on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151861 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pdua:U1\|ctrl:u1\|uaddr\[3\] " "Ports ENA and CLR on the latch are fed by the same signal pdua:U1\|ctrl:u1\|uaddr\[3\]" {  } { { "ctrl.vhdl" "" { Text "D:/VHDL/ctrl.vhdl" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542900151861 ""}  } { { "MDR.vhdl" "" { Text "D:/VHDL/MDR.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542900151861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Control.vhd" "" { Text "D:/VHDL/Control.vhd" 59 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542900151865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1542900151865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542900152922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542900157941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542900157941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542900158567 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542900158567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "686 " "Implemented 686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542900158567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542900158567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542900158834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 10:22:38 2018 " "Processing ended: Thu Nov 22 10:22:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542900158834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542900158834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542900158834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542900158834 ""}
