#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep 18 09:02:12 2025
# Process ID         : 33408
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9340 C:\Users\PC\Desktop\fps\EnDec\project_1\project_1.xpr
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/vivado.log
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 67653 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/pre_interleaver.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/pre_interleaver.v
update_compile_order -fileset sources_1
launch_simulation
source enc_dec_core_clk_sim.tcl
run all
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {64} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 32
wait_on_run blk_mem_gen_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/activehdl}] -of_objects [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Decoder}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Decoder/Decoder_U0}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Sync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Decoder}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Decoder/output_fifo_inst}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Sync}} 
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Sync/sync_data_o}} {{/enc_dec_core_clk_sim/Sync/sync_valid_o}} 
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync/data_i}} {{/enc_dec_core_clk_sim/DeSync/data_valid_i}} {{/enc_dec_core_clk_sim/DeSync/m_axis_output_tdata}} {{/enc_dec_core_clk_sim/DeSync/m_axis_output_tvalid}} {{/enc_dec_core_clk_sim/DeSync/m_axis_output_tlast}} {{/enc_dec_core_clk_sim/DeSync/m_axis_output_tready}} 
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync}} 
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/DeSync/fifo_inst}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/enc_dec_core_clk_sim/Decoder}} 
relaunch_sim
