{"top":"global.my_register",
"namespaces":{
  "global":{
    "modules":{
      "STDCELLREG": {
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]]
      },
      "my_register_synthesis": {
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances": {
          "stdcell_reg":{
            "modref": "global.STDCELLREG"
          }
        },
        "connections": [
          ["self.I", "stdcell_reg.I"],
          ["self.O", "stdcell_reg.O"],
          ["self.CLK", "stdcell_reg.CLK"]
        ]
      },
      "default_register": {
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances": {
          "my_reg":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections": [
          ["self.I", "my_reg.in"],
          ["self.O", "my_reg.out"],
          ["self.CLK", "my_reg.clk"]
        ]
      },
      "my_register": {
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "default_linked_module": "global.default_register",
        "linked_modules": {
          "SYNTHESIS": "global.my_register_synthesis"
        }
      }
    }
  }
}
}
