#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562e113b7dc0 .scope module, "block_ram_single_port_tb" "block_ram_single_port_tb" 2 3;
 .timescale -9 -12;
P_0x562e11388620 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x562e11388660 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x562e113886a0 .param/l "DEPTH" 0 2 7, +C4<00000000000000000000000000001000>;
v0x562e113f6f00_0 .var "clk", 0 0;
v0x562e113f6fc0_0 .var "rd_addr", 2 0;
v0x562e113f7090_0 .net "rd_data", 7 0, L_0x562e113b3540;  1 drivers
v0x562e113f7190_0 .var "rd_en", 0 0;
v0x562e113f7260_0 .var "wr_addr", 2 0;
v0x562e113f7300_0 .var "wr_data", 7 0;
v0x562e113f73d0_0 .var "wr_en", 0 0;
S_0x562e11386cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 59, 2 59 0, S_0x562e113b7dc0;
 .timescale -9 -12;
v0x562e113b4140_0 .var/i "i", 31 0;
S_0x562e113e4e50 .scope module, "dut" "block_ram_single_port" 2 26, 3 3 0, S_0x562e113b7dc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 8 "wr_data";
    .port_info 2 /INPUT 3 "wr_addr";
    .port_info 3 /INPUT 3 "rd_addr";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "clk";
P_0x562e113b52c0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x562e113b5300 .param/l "DEPTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x562e113b5340 .param/str "OUTPUT_REGISTER" 0 3 7, "false";
P_0x562e113b5380 .param/str "RAM_STYLE" 0 3 6, "auto";
v0x562e113b3bf0_0 .net "clk", 0 0, v0x562e113f6f00_0;  1 drivers
v0x562e113b36a0 .array "ram", 7 0, 7 0;
v0x562e113b31e0_0 .net "rd_addr", 2 0, v0x562e113f6fc0_0;  1 drivers
v0x562e113b2d20_0 .net "rd_data", 7 0, L_0x562e113b3540;  alias, 1 drivers
v0x562e113b2860_0 .var "rd_data_reg", 7 0;
v0x562e113b23a0_0 .net "rd_en", 0 0, v0x562e113f7190_0;  1 drivers
v0x562e113f6ba0_0 .net "wr_addr", 2 0, v0x562e113f7260_0;  1 drivers
v0x562e113f6c80_0 .net "wr_data", 7 0, v0x562e113f7300_0;  1 drivers
v0x562e113f6d60_0 .net "wr_en", 0 0, v0x562e113f73d0_0;  1 drivers
S_0x562e113e51b0 .scope generate, "gen1" "gen1" 3 51, 3 51 0, S_0x562e113e4e50;
 .timescale -9 -12;
L_0x562e113b3540 .functor BUFZ 8, v0x562e113b2860_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x562e113e53b0 .scope generate, "gen1[0]" "gen1[0]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e55d0 .param/l "i" 0 3 21, +C4<00>;
E_0x562e113c7330 .event posedge, v0x562e113b3bf0_0;
S_0x562e113e56b0 .scope generate, "gen1[1]" "gen1[1]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e58e0 .param/l "i" 0 3 21, +C4<01>;
S_0x562e113e59a0 .scope generate, "gen1[2]" "gen1[2]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e5b80 .param/l "i" 0 3 21, +C4<010>;
S_0x562e113e5c60 .scope generate, "gen1[3]" "gen1[3]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e5e90 .param/l "i" 0 3 21, +C4<011>;
S_0x562e113e5f70 .scope generate, "gen1[4]" "gen1[4]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e6150 .param/l "i" 0 3 21, +C4<0100>;
S_0x562e113e6230 .scope generate, "gen1[5]" "gen1[5]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e6410 .param/l "i" 0 3 21, +C4<0101>;
S_0x562e113e64f0 .scope generate, "gen1[6]" "gen1[6]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e66d0 .param/l "i" 0 3 21, +C4<0110>;
S_0x562e113e67b0 .scope generate, "gen1[7]" "gen1[7]" 3 21, 3 21 0, S_0x562e113e4e50;
 .timescale -9 -12;
P_0x562e113e5e40 .param/l "i" 0 3 21, +C4<0111>;
    .scope S_0x562e113e53b0;
T_0 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562e113e56b0;
T_1 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562e113e59a0;
T_2 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562e113e5c60;
T_3 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562e113e5f70;
T_4 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562e113e6230;
T_5 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562e113e64f0;
T_6 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562e113e67b0;
T_7 ;
    %wait E_0x562e113c7330;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562e113b36a0, 4, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562e113e4e50;
T_8 ;
    %wait E_0x562e113c7330;
    %load/vec4 v0x562e113b23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x562e113b31e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562e113b36a0, 4;
    %assign/vec4 v0x562e113b2860_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562e113b2860_0;
    %assign/vec4 v0x562e113b2860_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562e113b7dc0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x562e113f6f00_0;
    %inv;
    %store/vec4 v0x562e113f6f00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562e113b7dc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e113f6f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e113f73d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e113f7190_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562e113f7260_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562e113f6fc0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e113f7300_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 55 "$display", "========== Ki\341\273\203m tra Gi\303\241 tr\341\273\213 Kh\341\273\237i t\341\272\241o RAM ==========" {0 0 0};
    %vpi_call 2 56 "$display", "\304\220\341\273\213a ch\341\273\211\011\011Gi\303\241 tr\341\273\213\011\011Ki\341\273\203m tra" {0 0 0};
    %fork t_1, S_0x562e11386cf0;
    %jmp t_0;
    .scope S_0x562e11386cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562e113b4140_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x562e113b4140_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x562e113b4140_0;
    %pad/s 3;
    %store/vec4 v0x562e113f6fc0_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v0x562e113f7090_0;
    %cmpi/e 255, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %vpi_call 2 64 "$display", "%d\011\011%b\011%s", v0x562e113b4140_0, v0x562e113f7090_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x562e113b4140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e113b4140_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x562e113b7dc0;
t_0 %join;
    %vpi_call 2 70 "$display", "================ K\341\272\277t th\303\272c ki\341\273\203m tra ================" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bram_tb.v";
    "block_ram_single_port.v";
