#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: new_ram.genblk1.single_bit_data[28].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[28].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[28].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[28].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 2
Startpoint: new_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[14].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 3
Startpoint: new_ram.genblk1.single_bit_data[34].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[34].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[34].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[34].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 4
Startpoint: new_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[15].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 5
Startpoint: new_ram.genblk1.single_bit_data[32].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[32].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[32].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[32].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 6
Startpoint: new_ram.genblk1.single_bit_data[31].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[31].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[31].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[31].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 7
Startpoint: new_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[16].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 8
Startpoint: new_ram.genblk1.single_bit_data[30].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[30].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[30].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[30].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 9
Startpoint: new_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[2].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 10
Startpoint: new_ram.genblk1.single_bit_data[17].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[17].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[17].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[17].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 11
Startpoint: new_ram.genblk1.single_bit_data[29].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[29].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[29].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[29].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 12
Startpoint: new_ram.genblk1.single_bit_data[18].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[18].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[18].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[18].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 13
Startpoint: new_ram.genblk1.single_bit_data[33].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[33].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[33].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[33].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 14
Startpoint: new_ram.genblk1.single_bit_data[27].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[27].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[27].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[27].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 15
Startpoint: new_ram.genblk1.single_bit_data[19].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[19].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[19].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[19].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 16
Startpoint: new_ram.genblk1.single_bit_data[26].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[26].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[26].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[26].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 17
Startpoint: new_ram.genblk1.single_bit_data[25].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[25].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[25].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[25].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 18
Startpoint: new_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[1].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 19
Startpoint: new_ram.genblk1.single_bit_data[24].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[24].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[24].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[24].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 20
Startpoint: new_ram.genblk1.single_bit_data[23].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[23].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[23].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[23].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 21
Startpoint: new_ram.genblk1.single_bit_data[20].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[20].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[20].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[20].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 22
Startpoint: new_ram.genblk1.single_bit_data[22].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[22].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[22].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[22].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 23
Startpoint: new_ram.genblk1.single_bit_data[21].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[21].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[21].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[21].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 24
Startpoint: new_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[11].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 25
Startpoint: new_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[9].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 26
Startpoint: new_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[8].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 27
Startpoint: new_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[0].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 28
Startpoint: new_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[7].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 29
Startpoint: new_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[6].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 30
Startpoint: new_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[10].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 31
Startpoint: new_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[5].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 32
Startpoint: new_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[4].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 33
Startpoint: new_ram.genblk1.single_bit_data[35].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[35].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[35].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 34
Startpoint: new_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                     0.000     0.000
new_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[3].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                   4.427

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.427
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.427


#Path 35
Startpoint: new_ram.genblk1.single_bit_data[39].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[39].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[39].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[39].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[39].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 36
Startpoint: new_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[12].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 37
Startpoint: new_ram.genblk1.single_bit_data[38].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[38].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[38].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[38].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[38].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 38
Startpoint: new_ram.genblk1.single_bit_data[36].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[36].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[36].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 39
Startpoint: new_ram.genblk1.single_bit_data[37].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[37].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[37].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[37].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 40
Startpoint: new_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram)                       2.183     2.183
new_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram) [clock-to-output]     0.060     2.244
out:out[13].outpad[0] (.output)                                                            2.183     4.427
data arrival time                                                                                    4.427

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.427
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.427


#Path 41
Startpoint: new_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[1].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[1].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 42
Startpoint: new_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[14].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[14].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 43
Startpoint: new_ram.genblk1.single_bit_data[21].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[21].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[21].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[21].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[21].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[21].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 44
Startpoint: new_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[0].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[0].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 45
Startpoint: new_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[15].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[15].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 46
Startpoint: new_ram.genblk1.single_bit_data[20].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[20].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[20].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[20].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[20].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[20].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 47
Startpoint: new_ram.genblk1.single_bit_data[18].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[18].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[18].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[18].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[18].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[18].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 48
Startpoint: new_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[10].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[10].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 49
Startpoint: new_ram.genblk1.single_bit_data[17].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[17].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[17].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[17].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[17].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[17].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 50
Startpoint: new_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[16].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[16].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 51
Startpoint: new_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[11].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[11].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 52
Startpoint: new_ram.genblk1.single_bit_data[19].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[19].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[19].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[19].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[19].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[19].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 53
Startpoint: new_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[13].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[13].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 54
Startpoint: new_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[12].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[12].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 55
Startpoint: new_ram.genblk1.single_bit_data[23].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[23].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[23].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[23].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[23].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[23].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 56
Startpoint: new_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[9].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[9].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 57
Startpoint: new_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[8].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[8].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 58
Startpoint: new_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[7].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[7].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 59
Startpoint: new_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[6].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[6].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 60
Startpoint: new_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[5].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[5].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 61
Startpoint: new_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[4].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[4].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 62
Startpoint: new_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[3].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[3].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 63
Startpoint: new_ram.genblk1.single_bit_data[39].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[39].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[39].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[39].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[39].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[39].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 64
Startpoint: new_ram.genblk1.single_bit_data[38].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[38].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[38].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[38].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[38].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[38].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 65
Startpoint: new_ram.genblk1.single_bit_data[37].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[37].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[37].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[37].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[37].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[37].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 66
Startpoint: new_ram.genblk1.single_bit_data[36].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[36].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[36].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 67
Startpoint: new_ram.genblk1.single_bit_data[35].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[35].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[35].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 68
Startpoint: new_ram.genblk1.single_bit_data[34].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[34].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[34].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[34].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[34].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[34].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 69
Startpoint: new_ram.genblk1.single_bit_data[32].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[32].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[32].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[32].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[32].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[32].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 70
Startpoint: new_ram.genblk1.single_bit_data[33].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[33].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[33].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[33].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[33].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[33].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 71
Startpoint: new_ram.genblk1.single_bit_data[24].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[24].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[24].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[24].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[24].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[24].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 72
Startpoint: new_ram.genblk1.single_bit_data[25].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[25].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[25].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[25].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[25].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[25].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 73
Startpoint: new_ram.genblk1.single_bit_data[26].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[26].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[26].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[26].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[26].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[26].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 74
Startpoint: new_ram.genblk1.single_bit_data[27].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[27].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[27].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[27].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[27].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[27].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 75
Startpoint: new_ram.genblk1.single_bit_data[28].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[28].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[28].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[28].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[28].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[28].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 76
Startpoint: new_ram.genblk1.single_bit_data[29].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[29].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[29].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[29].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[29].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[29].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 77
Startpoint: new_ram.genblk1.single_bit_data[22].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[22].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[22].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[22].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[22].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[22].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 78
Startpoint: new_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[2].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[2].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                    3.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.019     2.164
data required time                                                                                   2.164
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.164
data arrival time                                                                                   -3.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.931


#Path 79
Startpoint: new_ram.genblk1.single_bit_data[30].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[30].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[30].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[30].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[30].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[30].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 80
Startpoint: new_ram.genblk1.single_bit_data[31].uut.out.data[0] (single_port_ram clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[31].uut.out.out[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[31].uut.out.clk[0] (single_port_ram)                        2.183     2.183
new_ram.genblk1.single_bit_data[31].uut.out.data[0] (single_port_ram) [clock-to-output]     0.060     2.244
new_ram.genblk1.single_bit_data[31].uut.out.out[0] (single_port_ram)                        0.852     3.096
data arrival time                                                                                     3.096

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[31].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.019     2.164
data required time                                                                                    2.164
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.164
data arrival time                                                                                    -3.096
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.931


#Path 81
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[7] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[7].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[7] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 82
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[6] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[6].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[6] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 83
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[5] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[5].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[5] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 84
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[4] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[4].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[4] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 85
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[3] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[3].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[3] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 86
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[2] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[2].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[2] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 87
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[1] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[1].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[1] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 88
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.addr[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[0].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.addr[0] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 89
Startpoint: data[36].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[36].uut.out.data[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data[36].inpad[0] (.input)                                                                  0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.data[0] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[36].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 90
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.we[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
we.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.we[0] (single_port_ram)                        2.183     2.183
data arrival time                                                                                    2.183

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                       2.183     2.183
clock uncertainty                                                                          0.000     2.183
cell setup time                                                                           -0.051     2.132
data required time                                                                                   2.132
----------------------------------------------------------------------------------------------------------
data required time                                                                                   2.132
data arrival time                                                                                   -2.183
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.051


#Path 91
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[8] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[8].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[8] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 92
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[7] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[7].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[7] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 93
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[6] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[6].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[6] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 94
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[5] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[5].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[5] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 95
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[4] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[4].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[4] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 96
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[3] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[3].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[3] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 97
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[2] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[2].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[2] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 98
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[1] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[1].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[1] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 99
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.addr[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
addr[0].inpad[0] (.input)                                                                   0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.addr[0] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#Path 100
Startpoint: data[35].inpad[0] (.input clocked by clk)
Endpoint  : new_ram.genblk1.single_bit_data[35].uut.out.data[0] (single_port_ram clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data[35].inpad[0] (.input)                                                                  0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.data[0] (single_port_ram)                       2.183     2.183
data arrival time                                                                                     2.183

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
new_ram.genblk1.single_bit_data[35].uut.out.clk[0] (single_port_ram)                        2.183     2.183
clock uncertainty                                                                           0.000     2.183
cell setup time                                                                            -0.051     2.132
data required time                                                                                    2.132
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    2.132
data arrival time                                                                                    -2.183
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.051


#End of timing report
