{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":18
      , "name":"kernel_AFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":22
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":231
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":42
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":43
              , "name":"_AFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":145
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":44
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":52
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":60
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":45
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":53
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":61
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":46
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":54
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":62
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":47
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":55
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":63
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":48
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":56
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":64
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":49
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":57
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":65
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":50
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":58
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":66
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":51
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":145
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":59
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":67
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":83
      , "name":"kernel_BFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":87
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":435
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":457
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":107
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":108
              , "name":"_BFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":349
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":109
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":117
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":125
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":110
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":118
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":126
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":111
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":119
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":127
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":112
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":120
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":128
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":113
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":121
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":129
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":114
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":122
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":130
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":115
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":123
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":131
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":116
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":349
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":124
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":132
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":162
      , "name":"kernel_AFeeder_T"
      , "children":
      [
        {
          "type":"inst"
          , "id":166
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":167
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":168
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":169
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":170
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":171
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":172
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":173
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":174
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":175
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":176
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":177
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":178
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":179
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":180
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":883
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":181
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":186
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":187
              , "name":"_AFeeder_T_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":797
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":188
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":196
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":204
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":189
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":197
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":205
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":190
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":198
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":206
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":191
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":199
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":207
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":192
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":200
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":208
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":193
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":201
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":209
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":194
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":202
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":210
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":195
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":797
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":203
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":211
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":227
      , "name":"kernel_BFeeder_T"
      , "children":
      [
        {
          "type":"inst"
          , "id":231
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":232
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":233
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":234
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":235
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":236
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":237
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":238
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":239
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":240
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":241
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":242
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":243
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":244
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":245
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":246
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                , "line":1109
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_T_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":251
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":252
              , "name":"_BFeeder_T_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1000
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":253
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":261
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":269
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":254
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":262
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":270
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":255
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":263
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":271
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":256
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":264
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":272
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":257
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":265
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":273
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":258
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":266
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":274
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":259
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":267
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":275
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":260
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                        , "line":1000
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":268
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":276
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":52
      , "to":23
    }
    , {
      "from":53
      , "to":25
    }
    , {
      "from":54
      , "to":27
    }
    , {
      "from":55
      , "to":29
    }
    , {
      "from":56
      , "to":31
    }
    , {
      "from":57
      , "to":33
    }
    , {
      "from":58
      , "to":35
    }
    , {
      "from":59
      , "to":37
    }
    , {
      "from":22
      , "to":60
    }
    , {
      "from":24
      , "to":61
    }
    , {
      "from":26
      , "to":62
    }
    , {
      "from":28
      , "to":63
    }
    , {
      "from":30
      , "to":64
    }
    , {
      "from":32
      , "to":65
    }
    , {
      "from":34
      , "to":66
    }
    , {
      "from":36
      , "to":67
    }
    , {
      "from":117
      , "to":88
    }
    , {
      "from":118
      , "to":90
    }
    , {
      "from":119
      , "to":92
    }
    , {
      "from":120
      , "to":94
    }
    , {
      "from":121
      , "to":96
    }
    , {
      "from":122
      , "to":98
    }
    , {
      "from":123
      , "to":100
    }
    , {
      "from":124
      , "to":102
    }
    , {
      "from":87
      , "to":125
    }
    , {
      "from":89
      , "to":126
    }
    , {
      "from":91
      , "to":127
    }
    , {
      "from":93
      , "to":128
    }
    , {
      "from":95
      , "to":129
    }
    , {
      "from":97
      , "to":130
    }
    , {
      "from":99
      , "to":131
    }
    , {
      "from":101
      , "to":132
    }
    , {
      "from":196
      , "to":167
    }
    , {
      "from":197
      , "to":169
    }
    , {
      "from":198
      , "to":171
    }
    , {
      "from":199
      , "to":173
    }
    , {
      "from":200
      , "to":175
    }
    , {
      "from":201
      , "to":177
    }
    , {
      "from":202
      , "to":179
    }
    , {
      "from":203
      , "to":181
    }
    , {
      "from":166
      , "to":204
    }
    , {
      "from":168
      , "to":205
    }
    , {
      "from":170
      , "to":206
    }
    , {
      "from":172
      , "to":207
    }
    , {
      "from":174
      , "to":208
    }
    , {
      "from":176
      , "to":209
    }
    , {
      "from":178
      , "to":210
    }
    , {
      "from":180
      , "to":211
    }
    , {
      "from":261
      , "to":232
    }
    , {
      "from":262
      , "to":234
    }
    , {
      "from":263
      , "to":236
    }
    , {
      "from":264
      , "to":238
    }
    , {
      "from":265
      , "to":240
    }
    , {
      "from":266
      , "to":242
    }
    , {
      "from":267
      , "to":244
    }
    , {
      "from":268
      , "to":246
    }
    , {
      "from":231
      , "to":269
    }
    , {
      "from":233
      , "to":270
    }
    , {
      "from":235
      , "to":271
    }
    , {
      "from":237
      , "to":272
    }
    , {
      "from":239
      , "to":273
    }
    , {
      "from":241
      , "to":274
    }
    , {
      "from":243
      , "to":275
    }
    , {
      "from":245
      , "to":276
    }
  ]
}
