Analysis & Synthesis report for labfor_top
Thu Oct 19 15:36:15 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Oct 19 15:36:15 2017       ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name               ; labfor_top                              ;
; Top-level Entity Name       ; labfor_top                              ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; N/A until Partition Merge               ;
; Total pins                  ; N/A until Partition Merge               ;
; Total virtual pins          ; N/A until Partition Merge               ;
; Total memory bits           ; N/A until Partition Merge               ;
; Total PLLs                  ; N/A until Partition Merge               ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T144C8        ;                    ;
; Top-level entity name                                                      ; labfor_top         ; labfor_top         ;
; Family name                                                                ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 19 15:36:14 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top
Warning: Tcl Script File lpm_counter0.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_counter0.qip
Warning: Tcl Script File lpm_decode0.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_decode0.qip
Warning: Tcl Script File lpm_mux0.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_mux0.qip
Info: Found 4 design units, including 4 entities, in source file /desktop/digitaldevices/schoolmips/src/sm_cpu.v
    Info: Found entity 1: sm_cpu
    Info: Found entity 2: sm_control
    Info: Found entity 3: sm_alu
    Info: Found entity 4: sm_register_file
Info: Found 2 design units, including 2 entities, in source file /desktop/digitaldevices/schoolmips/src/sm_hex_display.v
    Info: Found entity 1: sm_hex_display
    Info: Found entity 2: sm_hex_display_8
Info: Found 2 design units, including 2 entities, in source file /desktop/digitaldevices/schoolmips/src/sm_register.v
    Info: Found entity 1: sm_register
    Info: Found entity 2: sm_register_we
Info: Found 1 design units, including 1 entities, in source file /desktop/digitaldevices/schoolmips/src/sm_rom.v
    Info: Found entity 1: sm_rom
Info: Found 3 design units, including 3 entities, in source file /desktop/digitaldevices/schoolmips/src/sm_top.v
    Info: Found entity 1: sm_top
    Info: Found entity 2: sm_metafilter
    Info: Found entity 3: sm_clk_divider
Info: Found 1 design units, including 1 entities, in source file labfor_top.v
    Info: Found entity 1: labfor_top
Warning (10236): Verilog HDL Implicit Net warning at labfor_top.v(46): created implicit net for "clk"
Info: Elaborating entity "labfor_top" for the top level hierarchy
Warning (10030): Net "IND_1A" at labfor_top.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1B" at labfor_top.v(14) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1C" at labfor_top.v(15) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1D" at labfor_top.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1E" at labfor_top.v(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1F" at labfor_top.v(18) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_1G" at labfor_top.v(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2A" at labfor_top.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2B" at labfor_top.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2C" at labfor_top.v(23) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2D" at labfor_top.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2E" at labfor_top.v(25) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2F" at labfor_top.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_2G" at labfor_top.v(27) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "sm_top" for hierarchy "sm_top:sm_top"
Info: Elaborating entity "sm_metafilter" for hierarchy "sm_top:sm_top|sm_metafilter:f0"
Info: Elaborating entity "sm_metafilter" for hierarchy "sm_top:sm_top|sm_metafilter:f1"
Info: Elaborating entity "sm_metafilter" for hierarchy "sm_top:sm_top|sm_metafilter:f2"
Info: Elaborating entity "sm_clk_divider" for hierarchy "sm_top:sm_top|sm_clk_divider:sm_clk_divider"
Info: Elaborating entity "sm_register_we" for hierarchy "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr"
Info: Elaborating entity "sm_rom" for hierarchy "sm_top:sm_top|sm_rom:reset_rom"
Error (10054): Verilog HDL File I/O error at sm_rom.v(14): can't open Verilog Design File "program.hex" File: D:/Desktop/DigitalDevices/schoolMIPS/src/sm_rom.v Line: 14
Error: Can't elaborate user hierarchy "sm_top:sm_top|sm_rom:reset_rom" File: D:/Desktop/DigitalDevices/schoolMIPS/src/sm_top.v Line: 36
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings
    Error: Peak virtual memory: 231 megabytes
    Error: Processing ended: Thu Oct 19 15:36:15 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


