MIG: 21:13:22 : xml_input_file: board.prj
MIG: 21:13:22 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:13:22 : xml_input_file: board.prj
MIG: 21:13:22 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:13:22 : In updateAllModelParams
MIG: 21:13:22 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:22 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:13:22 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:22 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:13:22 : vivado_mode: xpg_bd
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:22 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 1
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 : isPortInterface: 0
MIG: 21:13:23 :  locked false  
MIG: 21:13:23 : HDL Language: Verilog
MIG: 21:13:23 : compInfo: true
MIG: 21:13:23 : Vivado Options xc7a100t csg324 -1
MIG: 21:13:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:13:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:13:23 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:13:23 : I am in catch area
MIG: 21:13:23 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:13:31 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:13:31 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:13:31 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:13:32 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:13:32 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:13:32 : XGUI hdlLanguage: Verilog
MIG: 21:13:32 : xgui vivado_mode: xpg_bd
MIG: 21:13:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:13:32 : Reading C:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 21:13:33 : 1
MIG: 21:13:33 : Inside fn mem: DDR2
MIG: 21:13:33 : QDRII+ Inside fn ui: 81000000
MIG: 21:13:33 : cntrl:  memtype: DDR2
MIG: 21:13:33 : 1200
MIG: 21:13:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:13:33 : DDR2
MIG: 21:13:33 : 1
MIG: 21:13:33 : 81000000
MIG: 21:13:33 : 
MIG: 21:13:33 :  polarity_value: 1
MIG: 21:13:33 : 
MIG: 21:13:33 : 
MIG: 21:13:33 : cntrl:  memtype: DDR2
MIG: 21:13:33 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:13:33 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:13:33 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:13:33 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:13:33 : 2
MIG: 21:13:33 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:13:33 : 16
MIG: 21:13:33 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:13:33 : 2
MIG: 21:13:33 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:13:33 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: ECC ==> OFF
MIG: 21:13:33 : 16
MIG: 21:13:33 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:13:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:13:33 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:13:33 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:13:33 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:13:33 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:13:33 : 13
MIG: 21:13:33 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:13:33 : 27
MIG: 21:13:33 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:13:33 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:13:33 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:13:33 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:13:33 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:13:33 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:13:33 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:13:33 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:13:33 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:13:33 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:13:33 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:13:33 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:13:33 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:13:33 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:13:33 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:13:33 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:13:33 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:13:33 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:13:33 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:13:33 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:13:33 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:13:33 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:13:33 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:13:33 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:13:33 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:13:33 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:13:33 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:13:33 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:13:33 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:13:33 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:13:33 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:13:33 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:13:33 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:13:33 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:13:33 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:13:33 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:13:33 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:13:33 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:13:33 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:13:33 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:13:33 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:13:33 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:13:33 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:13:33 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:13:33 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:13:33 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:13:33 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:13:33 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:13:33 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:13:33 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:13:33 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:13:33 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:13:33 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:13:33 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:13:33 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:13:33 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:13:33 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:13:33 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:13:33 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:13:33 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:13:33 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:13:33 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:13:33 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:13:33 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:13:33 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:13:33 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:13:33 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:13:33 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:13:33 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:13:33 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:13:33 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:13:33 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:13:33 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:13:33 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:13:33 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:13:33 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:13:33 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:13:33 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:13:33 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:13:33 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:13:33 : 4
MIG: 21:13:33 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:13:33 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:13:33 : 1
MIG: 21:13:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:13:33 : 134217728
MIG: 21:13:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:13:33 : 
MIG: 21:13:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:13:33 : 64
MIG: 21:13:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:13:34 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:13:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:13:34 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:13:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:13:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:13:34 : 
MIG: 21:13:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:13:34 : 
MIG: 21:13:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:13:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:13:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:13:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:13:34 : 
MIG: 21:13:34 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:13:34 : 
MIG: 21:13:34 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:13:34 : NOBUF
MIG: 21:13:34 : NONE
MIG: 21:13:34 : 
MIG: 21:13:34 : Same Interface
MIG: 21:13:34 : xml_input_file: board.prj
MIG: 21:13:34 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:13:34 : In updateAllModelParams
MIG: 21:13:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:13:34 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:13:34 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:34 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:13:34 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:34 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:13:34 : vivado_mode: xpg_bd
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:34 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 1
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 : isPortInterface: 0
MIG: 21:13:35 :  locked false  
MIG: 21:13:35 : HDL Language: Verilog
MIG: 21:13:35 : compInfo: true
MIG: 21:13:35 : Vivado Options xc7a100t csg324 -1
MIG: 21:13:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:13:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:13:35 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:13:35 : I am in catch area
MIG: 21:13:35 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:13:44 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:13:44 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:13:44 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:13:44 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:13:44 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:13:44 : XGUI hdlLanguage: Verilog
MIG: 21:13:44 : xgui vivado_mode: xpg_bd
MIG: 21:13:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:13:44 : Reading C:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 21:13:45 : 
MIG: 21:13:45 : Inside fn mem: DDR2
MIG: 21:13:45 : QDRII+ Inside fn ui: 81000000
MIG: 21:13:45 : cntrl:  memtype: DDR2
MIG: 21:13:45 : 
MIG: 21:13:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:13:45 : 
MIG: 21:13:45 : 
MIG: 21:13:45 : 
MIG: 21:13:45 : 
MIG: 21:13:45 :  polarity_value: 1
MIG: 21:13:45 : 
MIG: 21:13:45 : 
MIG: 21:13:45 : cntrl:  memtype: DDR2
MIG: 21:13:45 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:13:45 : 
MIG: 21:13:45 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:13:46 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:13:46 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:13:46 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:13:46 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: ECC ==> OFF
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:13:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:13:46 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:13:46 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:13:46 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:13:46 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:13:46 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:13:46 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:13:46 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:13:46 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:13:46 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:13:46 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:13:46 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:13:46 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:13:46 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:13:46 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:13:46 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:13:46 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:13:46 : 
MIG: 21:13:46 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:13:46 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:13:46 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:13:46 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:13:46 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:13:46 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:13:46 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:13:46 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:13:46 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:13:46 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:13:46 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:13:46 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:13:46 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:13:46 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:13:46 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:13:46 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:13:46 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:13:46 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:13:46 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:13:46 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:13:46 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:13:46 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:13:46 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:13:46 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:13:46 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:13:46 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:13:46 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:13:46 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:13:46 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:13:46 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:13:46 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:13:46 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:13:46 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:13:46 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:13:46 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:13:46 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:13:46 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:13:46 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:13:46 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:13:46 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:13:46 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:13:46 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:13:46 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:46 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:13:47 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:13:47 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:13:47 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:13:47 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:13:47 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:13:47 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:13:47 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:13:47 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:13:47 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:13:47 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:13:47 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:13:47 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:13:47 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:13:47 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:13:47 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:13:47 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:13:47 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:13:47 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:13:47 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:13:47 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:13:47 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:13:47 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:13:47 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:13:47 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:13:47 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:13:47 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:13:47 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:13:47 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:13:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:13:47 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:13:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:13:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:13:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:13:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:13:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:13:47 : 
MIG: 21:13:47 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:13:47 : 
MIG: 21:13:47 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:13:47 : 
MIG: 21:13:47 : 
MIG: 21:13:47 : 
MIG: 21:13:47 : Same Interface
MIG: 21:14:14 : xml_input_file: board.prj
MIG: 21:14:14 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:14:14 : In updateAllModelParams
MIG: 21:14:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:14:14 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:14:14 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:14 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:14:14 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:14 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:14:14 : vivado_mode: xpg_bd
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:14 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 1
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 : isPortInterface: 0
MIG: 21:14:15 :  locked false  
MIG: 21:14:15 : HDL Language: Verilog
MIG: 21:14:15 : compInfo: true
MIG: 21:14:15 : Vivado Options xc7a100t csg324 -1
MIG: 21:14:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:14:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:14:15 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:14:15 : I am in catch area
MIG: 21:14:15 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:14:24 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:14:24 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:14:24 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:14:24 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:14:24 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:14:24 : XGUI hdlLanguage: Verilog
MIG: 21:14:24 : xgui vivado_mode: xpg_bd
MIG: 21:14:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:14:24 : Reading C:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 21:14:25 : 
MIG: 21:14:25 : Inside fn mem: DDR2
MIG: 21:14:25 : QDRII+ Inside fn ui: 81000000
MIG: 21:14:25 : cntrl:  memtype: DDR2
MIG: 21:14:25 : 
MIG: 21:14:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:14:25 : 
MIG: 21:14:25 : 
MIG: 21:14:25 : 
MIG: 21:14:25 : 
MIG: 21:14:25 :  polarity_value: 1
MIG: 21:14:25 : 
MIG: 21:14:25 : 
MIG: 21:14:25 : cntrl:  memtype: DDR2
MIG: 21:14:25 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:14:25 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:14:25 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:14:25 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:14:25 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:14:25 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: ECC ==> OFF
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:14:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:14:25 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:14:25 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:14:25 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:14:25 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:14:25 : 
MIG: 21:14:25 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:14:25 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:14:25 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:14:25 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:14:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:14:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:14:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:14:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:14:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:14:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:14:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:14:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:14:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:14:26 : 
MIG: 21:14:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:14:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:14:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:14:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:14:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:14:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:14:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:14:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:14:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:14:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:14:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:14:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:14:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:14:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:14:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:14:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:14:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:14:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:14:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:14:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:14:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:14:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:14:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:14:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:14:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:14:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:14:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:14:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:14:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:14:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:14:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:14:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:14:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:14:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:14:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:14:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:14:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:14:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:14:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:14:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:14:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:14:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:14:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:14:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:14:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:14:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:14:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:14:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:14:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:14:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:14:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:14:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:14:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:14:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:14:27 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:14:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:14:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:14:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:14:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:14:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:14:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:14:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:14:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:14:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:14:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:14:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:14:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:14:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:14:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:14:27 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:14:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:14:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:14:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:14:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:14:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:14:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:14:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:14:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:14:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:14:27 : 
MIG: 21:14:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:14:27 : 
MIG: 21:14:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:14:27 : 
MIG: 21:14:27 : 
MIG: 21:14:27 : 
MIG: 21:14:27 : Same Interface
MIG: 21:36:19 : xml_input_file: board.prj
MIG: 21:36:19 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:36:19 : In updateAllModelParams
MIG: 21:36:19 : XGUI hdlLanguage: Verilog
MIG: 21:36:19 : xgui vivado_mode: xpg_bd
MIG: 21:36:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:36:19 : Reading C:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 21:36:20 : 
MIG: 21:36:20 : Inside fn mem: DDR2
MIG: 21:36:20 : QDRII+ Inside fn ui: 81000000
MIG: 21:36:20 : cntrl:  memtype: DDR2
MIG: 21:36:20 : 
MIG: 21:36:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:36:20 : 
MIG: 21:36:20 : 
MIG: 21:36:20 : 
MIG: 21:36:20 : 
MIG: 21:36:20 :  polarity_value: 1
MIG: 21:36:20 : 
MIG: 21:36:20 : 
MIG: 21:36:20 : cntrl:  memtype: DDR2
MIG: 21:36:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:36:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:36:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:36:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:36:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: ECC ==> OFF
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:36:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:36:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:36:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:36:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:36:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:36:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:36:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:36:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:36:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:36:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:36:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:36:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:36:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:36:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:36:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:36:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:36:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:36:20 : 
MIG: 21:36:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:36:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:36:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:36:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:36:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:36:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:36:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:36:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:36:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:36:20 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:36:20 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:36:20 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:36:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:36:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:36:20 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:36:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:36:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:36:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:36:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:36:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:36:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:36:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:36:20 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:36:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:36:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:36:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:36:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:36:20 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:36:20 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:36:20 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:36:20 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:36:20 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:36:20 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:36:20 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:36:20 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:36:20 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:36:20 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:36:20 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:36:20 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:36:20 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:36:20 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:36:20 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:36:20 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:36:20 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:36:20 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:36:20 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:36:21 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:36:21 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:36:21 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:36:21 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:36:21 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:36:21 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:36:21 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:36:21 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:36:21 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:36:21 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:36:21 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:36:21 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:36:21 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:36:21 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:36:21 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:36:21 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:36:21 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:36:21 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:36:21 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:36:21 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:36:21 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:36:21 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:36:21 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:36:21 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:36:21 : 2
MIG: 21:36:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:36:21 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:36:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:36:21 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:36:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:36:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:36:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:36:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:36:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:36:21 : 
MIG: 21:36:21 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:36:21 : 
MIG: 21:36:21 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:36:21 : 
MIG: 21:36:21 : 
MIG: 21:36:21 : 
MIG: 21:36:21 : Same Interface
MIG: 21:36:21 : xml_input_file: board.prj
MIG: 21:36:21 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:37:15 : Running synthesis.xit
MIG: 21:37:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:37:15 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:37:15 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:15 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:37:15 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:15 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:37:15 : vivado_mode: xpg_bd
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:15 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 1
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 : isPortInterface: 0
MIG: 21:37:16 :  locked false  
MIG: 21:37:16 : HDL Language: Verilog
MIG: 21:37:16 : compInfo: false
MIG: 21:37:16 : Vivado Options xc7a100t csg324 -1
MIG: 21:37:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:37:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:37:16 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:37:16 : I am in catch area
MIG: 21:37:16 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:25 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:37:25 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:37:25 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:37:25 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:37:25 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:26 : Running vlog_synth_rpr.xit
MIG: 21:37:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:37:26 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:37:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:26 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:37:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:26 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:37:26 : vivado_mode: xpg_bd
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 1
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 : isPortInterface: 0
MIG: 21:37:26 :  locked false  
MIG: 21:37:26 : HDL Language: Verilog
MIG: 21:37:26 : compInfo: false
MIG: 21:37:26 : Vivado Options xc7a100t csg324 -1
MIG: 21:37:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:37:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:37:26 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:37:26 : I am in catch area
MIG: 21:37:26 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:35 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:37:35 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:37:35 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:37:35 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:37:35 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:36 : Running simulation.xit
MIG: 21:37:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:37:36 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:37:36 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:36 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:37:36 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:36 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:37:36 : vivado_mode: xpg_bd
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 1
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 : isPortInterface: 0
MIG: 21:37:36 :  locked false  
MIG: 21:37:36 : HDL Language: Verilog
MIG: 21:37:36 : compInfo: false
MIG: 21:37:36 : Vivado Options xc7a100t csg324 -1
MIG: 21:37:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:37:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:37:36 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:37:36 : I am in catch area
MIG: 21:37:36 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:45 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:37:45 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:37:45 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:37:45 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:37:45 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:37:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:37:45 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:37:45 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:45 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:37:45 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:45 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:37:45 : vivado_mode: xpg_bd
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:45 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 1
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 : isPortInterface: 0
MIG: 21:37:46 :  locked false  
MIG: 21:37:46 : HDL Language: Verilog
MIG: 21:37:46 : compInfo: false
MIG: 21:37:46 : Vivado Options xc7a100t csg324 -1
MIG: 21:37:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:37:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:37:46 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:37:46 : I am in catch area
MIG: 21:37:46 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:37:55 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:37:55 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:37:55 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:37:55 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:37:55 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 21:37:55 : Running implementation.xit
MIG: 21:37:55 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 21:37:55 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 21:37:55 : ################# RUNNING MIG BATCH ###################
MIG: 21:37:55 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 21:37:55 : synp_flow:  -- synthesis_mode: Other
MIG: 21:37:55 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 21:37:55 : vivado_mode: xpg_bd
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 1
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:55 : isPortInterface: 0
MIG: 21:37:56 : isPortInterface: 0
MIG: 21:37:56 : isPortInterface: 0
MIG: 21:37:56 : isPortInterface: 0
MIG: 21:37:56 : isPortInterface: 0
MIG: 21:37:56 : isPortInterface: 0
MIG: 21:37:56 :  locked false  
MIG: 21:37:56 : HDL Language: Verilog
MIG: 21:37:56 : compInfo: false
MIG: 21:37:56 : Vivado Options xc7a100t csg324 -1
MIG: 21:37:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:37:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:37:56 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 21:37:56 : I am in catch area
MIG: 21:37:56 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 21:38:04 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 21:38:04 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 21:38:04 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 21:38:04 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 21:38:04 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 18:53:28 : xml_input_file: board.prj
MIG: 18:53:28 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:53:28 : xml_input_file: board.prj
MIG: 18:53:28 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:53:28 : xml_input_file: board.prj
MIG: 18:53:28 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:53:28 : In updateAllModelParams
MIG: 18:53:28 : XGUI hdlLanguage: Verilog
MIG: 18:53:28 : xgui vivado_mode: xpg_bd
MIG: 18:53:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:53:28 : Reading C:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 18:53:30 : 
MIG: 18:53:30 : Inside fn mem: DDR2
MIG: 18:53:30 : QDRII+ Inside fn ui: 81000000
MIG: 18:53:30 : cntrl:  memtype: DDR2
MIG: 18:53:30 : 
MIG: 18:53:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 18:53:30 : 
MIG: 18:53:30 : 
MIG: 18:53:30 : 
MIG: 18:53:30 : 
MIG: 18:53:30 :  polarity_value: 1
MIG: 18:53:30 : 
MIG: 18:53:30 : 
MIG: 18:53:30 : cntrl:  memtype: DDR2
MIG: 18:53:30 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:53:30 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:53:30 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:53:30 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:53:30 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: ECC ==> OFF
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:53:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:53:30 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:53:30 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:53:30 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:53:30 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:53:30 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:53:30 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:53:30 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:53:30 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:53:30 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:53:30 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:53:30 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:53:30 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:53:30 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:53:30 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:53:30 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:53:30 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:53:30 : 
MIG: 18:53:30 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:53:30 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:53:30 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:53:30 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:53:30 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:53:30 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:53:30 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:53:30 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:53:30 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:53:30 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 18:53:30 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 18:53:30 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:53:30 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:53:30 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:53:30 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:53:30 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:53:30 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:53:30 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:53:30 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:53:30 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:53:30 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:53:30 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:53:30 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:53:30 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:53:30 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:53:30 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:53:30 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:53:30 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:53:30 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:53:30 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:53:30 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:53:30 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:53:30 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:53:30 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:53:30 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:53:30 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:53:30 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:53:30 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:53:30 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:53:30 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:53:30 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:53:30 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:53:30 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:53:30 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:53:30 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:53:30 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:53:30 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:53:30 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:53:30 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:53:30 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:53:30 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:53:30 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:53:30 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:53:30 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:53:30 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:53:30 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:53:30 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:53:30 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:53:30 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:53:30 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:53:30 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:53:30 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:53:30 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:53:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:53:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:53:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:53:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:53:31 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:53:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:53:31 : 3
MIG: 18:53:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:53:31 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:53:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:53:31 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:53:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:53:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:53:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:53:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:53:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:53:31 : 
MIG: 18:53:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:53:31 : 
MIG: 18:53:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:53:31 : 
MIG: 18:53:31 : 
MIG: 18:53:31 : 
MIG: 18:53:31 : Same Interface
MIG: 18:53:31 : xml_input_file: board.prj
MIG: 18:53:31 : Absolute path of xml_input_file: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:02:28 : ################# RUNNING MIG BATCH ###################
MIG: 19:02:28 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:02:28 : synp_flow:  -- synthesis_mode: Other
MIG: 19:02:28 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:02:28 : vivado_mode: xpg_bd
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:28 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 1
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 : isPortInterface: 0
MIG: 19:02:29 :  locked false  
MIG: 19:02:29 : HDL Language: Verilog
MIG: 19:02:29 : compInfo: false
MIG: 19:02:29 : Vivado Options xc7a100t csg324 -1
MIG: 19:02:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:02:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:02:29 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:02:29 : I am in catch area
MIG: 19:02:29 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:02:41 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:02:41 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:02:41 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:02:41 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:02:41 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 19:02:41 : Running synthesis.xit
MIG: 19:02:41 : ################# RUNNING MIG BATCH ###################
MIG: 19:02:41 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:02:41 : synp_flow:  -- synthesis_mode: Other
MIG: 19:02:41 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:02:41 : vivado_mode: xpg_bd
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:41 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 1
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 : isPortInterface: 0
MIG: 19:02:42 :  locked false  
MIG: 19:02:42 : HDL Language: Verilog
MIG: 19:02:42 : compInfo: false
MIG: 19:02:42 : Vivado Options xc7a100t csg324 -1
MIG: 19:02:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:02:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:02:42 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:02:42 : I am in catch area
MIG: 19:02:42 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:02:52 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:02:52 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:02:52 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:02:52 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:02:52 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 19:02:53 : Running vlog_synth_rpr.xit
MIG: 19:02:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 19:02:53 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 19:02:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:02:53 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:02:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:02:53 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:02:53 : vivado_mode: xpg_bd
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 1
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 : isPortInterface: 0
MIG: 19:02:53 :  locked false  
MIG: 19:02:53 : HDL Language: Verilog
MIG: 19:02:53 : compInfo: false
MIG: 19:02:53 : Vivado Options xc7a100t csg324 -1
MIG: 19:02:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:02:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:02:53 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:02:53 : I am in catch area
MIG: 19:02:53 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:03:03 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:03:03 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:03:03 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:03:03 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:03:03 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 19:03:03 : Running simulation.xit
MIG: 19:03:04 : ################# RUNNING MIG BATCH ###################
MIG: 19:03:04 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:03:04 : synp_flow:  -- synthesis_mode: Other
MIG: 19:03:04 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:03:04 : vivado_mode: xpg_bd
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 1
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 : isPortInterface: 0
MIG: 19:03:04 :  locked false  
MIG: 19:03:04 : HDL Language: Verilog
MIG: 19:03:04 : compInfo: false
MIG: 19:03:04 : Vivado Options xc7a100t csg324 -1
MIG: 19:03:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:03:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:03:04 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:03:04 : I am in catch area
MIG: 19:03:04 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:03:15 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:03:15 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:03:15 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:03:15 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:03:15 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 19:03:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:03:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 19:03:15 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 19:03:15 : ################# RUNNING MIG BATCH ###################
MIG: 19:03:15 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:03:15 : synp_flow:  -- synthesis_mode: Other
MIG: 19:03:15 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:03:15 : vivado_mode: xpg_bd
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:15 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 1
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 : isPortInterface: 0
MIG: 19:03:16 :  locked false  
MIG: 19:03:16 : HDL Language: Verilog
MIG: 19:03:16 : compInfo: false
MIG: 19:03:16 : Vivado Options xc7a100t csg324 -1
MIG: 19:03:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:03:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:03:16 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:03:16 : I am in catch area
MIG: 19:03:16 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:03:26 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:03:26 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:03:26 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:03:26 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:03:26 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 19:03:26 : Running implementation.xit
MIG: 19:03:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 19:03:26 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 19:03:26 : ################# RUNNING MIG BATCH ###################
MIG: 19:03:26 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 19:03:26 : synp_flow:  -- synthesis_mode: Other
MIG: 19:03:26 : outputDirectory: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 19:03:26 : vivado_mode: xpg_bd
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:26 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 1
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 : isPortInterface: 0
MIG: 19:03:27 :  locked false  
MIG: 19:03:27 : HDL Language: Verilog
MIG: 19:03:27 : compInfo: false
MIG: 19:03:27 : Vivado Options xc7a100t csg324 -1
MIG: 19:03:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:03:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 19:03:27 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 19:03:27 : I am in catch area
MIG: 19:03:27 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 19:03:36 : XML_INPUT_FILE: c:/Users/yli/Documents/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 19:03:36 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 19:03:36 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 19:03:37 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 19:03:37 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:16 : xml_input_file: board.prj
MIG: 12:52:18 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:52:18 : xml_input_file: board.prj
MIG: 12:52:18 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:52:19 : xml_input_file: board.prj
MIG: 12:52:19 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:52:19 : In updateAllModelParams
MIG: 12:52:19 : XGUI hdlLanguage: Verilog
MIG: 12:52:19 : xgui vivado_mode: xpg_bd
MIG: 12:52:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:52:21 : Reading D:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v ...
MIG: 12:52:22 : 
MIG: 12:52:22 : Inside fn mem: DDR2
MIG: 12:52:22 : QDRII+ Inside fn ui: 81000000
MIG: 12:52:22 : cntrl:  memtype: DDR2
MIG: 12:52:22 : 
MIG: 12:52:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:52:22 : 
MIG: 12:52:22 : 
MIG: 12:52:22 : 
MIG: 12:52:22 : 
MIG: 12:52:22 :  polarity_value: 1
MIG: 12:52:22 : 
MIG: 12:52:22 : 
MIG: 12:52:22 : cntrl:  memtype: DDR2
MIG: 12:52:22 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:52:22 : 
MIG: 12:52:22 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:52:22 : 
MIG: 12:52:22 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:52:22 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:52:22 : 
MIG: 12:52:22 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:52:22 : 
MIG: 12:52:22 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:52:22 : 
MIG: 12:52:23 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:52:23 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:52:23 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:52:23 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:52:23 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: ECC ==> OFF
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:52:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:52:23 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:52:23 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:52:23 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:52:23 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:52:23 : 
MIG: 12:52:23 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:52:27 : 
MIG: 12:52:27 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:52:27 : 
MIG: 12:52:27 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:52:27 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:52:27 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:52:27 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:52:27 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:52:27 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:52:27 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:52:27 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:52:27 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:52:27 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:52:27 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:52:27 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:52:27 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:52:27 : 
MIG: 12:52:27 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:52:27 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:52:27 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:52:27 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:52:27 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:52:27 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:52:27 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:52:27 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:52:27 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:52:27 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:52:27 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:52:27 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:52:27 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:52:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:52:28 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:52:28 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:52:28 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:52:28 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:52:28 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:52:28 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:52:28 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:52:28 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:52:28 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:52:28 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:52:28 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:52:28 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:52:28 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:52:28 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:52:28 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:52:28 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:52:28 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:52:28 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:52:28 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:52:28 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:52:28 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:52:28 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:52:28 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:52:28 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:52:28 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:52:28 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:52:28 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:52:28 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:52:28 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:52:28 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:28 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:52:29 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:52:29 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:52:29 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:52:29 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:52:29 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:52:29 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:52:29 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:52:29 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:52:29 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:52:29 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:52:29 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:52:29 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:52:29 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:52:29 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:52:29 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:52:29 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_DMA_V2_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:52:29 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:52:29 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:52:29 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:52:29 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:52:29 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:52:29 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:52:29 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:52:29 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:52:29 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:52:29 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:52:29 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:52:29 : 2
MIG: 12:52:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:52:29 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:52:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:52:29 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:52:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:52:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:52:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:52:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:52:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:52:29 : 
MIG: 12:52:29 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:52:30 : 
MIG: 12:52:30 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:52:30 : 
MIG: 12:52:30 : 
MIG: 12:52:30 : 
MIG: 12:52:30 : Same Interface
MIG: 12:52:30 : xml_input_file: board.prj
MIG: 12:52:30 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:54:38 : ################# RUNNING MIG BATCH ###################
MIG: 12:54:38 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:54:38 : synp_flow:  -- synthesis_mode: Other
MIG: 12:54:38 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:54:38 : vivado_mode: xpg_bd
MIG: 12:54:38 : isPortInterface: 0
MIG: 12:54:38 : isPortInterface: 0
MIG: 12:54:38 : isPortInterface: 0
MIG: 12:54:38 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:39 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:40 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 1
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 : isPortInterface: 0
MIG: 12:54:41 :  locked false  
MIG: 12:54:41 : HDL Language: Verilog
MIG: 12:54:41 : compInfo: false
MIG: 12:54:41 : Vivado Options xc7a100t csg324 -1
MIG: 12:54:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:54:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:54:41 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:54:41 : I am in catch area
MIG: 12:54:41 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:13 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:55:13 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:55:13 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:55:17 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:55:17 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:18 : Running synthesis.xit
MIG: 12:55:18 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:18 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:55:18 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:18 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:55:18 : vivado_mode: xpg_bd
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 1
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 : isPortInterface: 0
MIG: 12:55:20 :  locked false  
MIG: 12:55:20 : HDL Language: Verilog
MIG: 12:55:20 : compInfo: false
MIG: 12:55:20 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:55:20 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:55:20 : I am in catch area
MIG: 12:55:20 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:33 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:55:33 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:55:33 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:55:35 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:55:35 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:36 : Running vlog_synth_rpr.xit
MIG: 12:55:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 12:55:36 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:55:36 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:36 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:55:36 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:36 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:55:36 : vivado_mode: xpg_bd
MIG: 12:55:36 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 1
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 : isPortInterface: 0
MIG: 12:55:39 :  locked false  
MIG: 12:55:39 : HDL Language: Verilog
MIG: 12:55:39 : compInfo: false
MIG: 12:55:39 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:55:39 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:55:39 : I am in catch area
MIG: 12:55:39 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:04 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:56:04 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:56:04 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:56:10 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:56:10 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:11 : Running simulation.xit
MIG: 12:56:11 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:11 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:56:11 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:11 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:56:11 : vivado_mode: xpg_bd
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:11 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:12 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 1
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 : isPortInterface: 0
MIG: 12:56:13 :  locked false  
MIG: 12:56:13 : HDL Language: Verilog
MIG: 12:56:13 : compInfo: false
MIG: 12:56:13 : Vivado Options xc7a100t csg324 -1
MIG: 12:56:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:56:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:56:14 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:56:14 : I am in catch area
MIG: 12:56:14 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:26 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:56:26 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:56:26 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:56:28 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:56:28 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:56:29 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 12:56:29 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:56:29 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:29 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:56:29 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:29 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:56:29 : vivado_mode: xpg_bd
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:29 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:30 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 0
MIG: 12:56:31 : isPortInterface: 1
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 : isPortInterface: 0
MIG: 12:56:32 :  locked false  
MIG: 12:56:32 : HDL Language: Verilog
MIG: 12:56:32 : compInfo: false
MIG: 12:56:32 : Vivado Options xc7a100t csg324 -1
MIG: 12:56:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:56:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:56:32 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:56:32 : I am in catch area
MIG: 12:56:32 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:53 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:56:53 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:56:53 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:56:58 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:56:58 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:58 : Running implementation.xit
MIG: 12:56:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 12:56:58 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:56:58 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:58 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 12:56:58 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:58 : outputDirectory: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 12:56:58 : vivado_mode: xpg_bd
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:58 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:56:59 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 1
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 : isPortInterface: 0
MIG: 12:57:00 :  locked false  
MIG: 12:57:01 : HDL Language: Verilog
MIG: 12:57:01 : compInfo: false
MIG: 12:57:01 : Vivado Options xc7a100t csg324 -1
MIG: 12:57:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:57:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:57:01 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:57:01 : I am in catch area
MIG: 12:57:01 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 12:57:13 : XML_INPUT_FILE: d:/ECE532/DDR_DMA/ddr_dma_v2/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:57:13 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 12:57:13 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 12:57:15 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 12:57:15 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 20:39:59 : xml_input_file: board.prj
MIG: 20:40:00 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_tft/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 20:40:00 : xml_input_file: board.prj
MIG: 20:40:00 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/ddr_dma_tft/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 23:49:08 : xml_input_file: board.prj
MIG: 23:49:10 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 23:49:10 : xml_input_file: board.prj
MIG: 23:49:10 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:16:46 : xml_input_file: board.prj
MIG: 10:16:48 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:16:50 : xml_input_file: board.prj
MIG: 10:16:50 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:45:21 : xml_input_file: board.prj
MIG: 10:45:21 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:45:21 : xml_input_file: board.prj
MIG: 10:45:21 : Absolute path of xml_input_file: d:/ECE532/DDR_DMA/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:03:46 : xml_input_file: board.prj
MIG: 14:03:46 : Absolute path of xml_input_file: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:03:46 : xml_input_file: board.prj
MIG: 14:03:46 : Absolute path of xml_input_file: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:06:07 : Running synthesis.xit
MIG: 14:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:08 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 14:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:08 : outputDirectory: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 14:06:08 : vivado_mode: xpg_bd
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:08 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 1
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:10 : isPortInterface: 0
MIG: 14:06:11 : isPortInterface: 0
MIG: 14:06:11 : isPortInterface: 0
MIG: 14:06:11 : isPortInterface: 0
MIG: 14:06:11 : isPortInterface: 0
MIG: 14:06:11 :  locked false  
MIG: 14:06:11 : HDL Language: Verilog
MIG: 14:06:11 : compInfo: false
MIG: 14:06:11 : Vivado Options xc7a100t csg324 -1
MIG: 14:06:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:06:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:06:11 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 14:06:11 : I am in catch area
MIG: 14:06:11 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 14:06:44 : XML_INPUT_FILE: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:06:44 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 14:06:44 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 14:06:49 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 14:06:49 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 14:06:50 : Running vlog_synth_rpr.xit
MIG: 14:06:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 14:06:51 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 14:06:51 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:51 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 14:06:51 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:51 : outputDirectory: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 14:06:51 : vivado_mode: xpg_bd
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:51 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:52 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:53 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 1
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:54 : isPortInterface: 0
MIG: 14:06:55 : isPortInterface: 0
MIG: 14:06:55 : isPortInterface: 0
MIG: 14:06:55 : isPortInterface: 0
MIG: 14:06:55 : isPortInterface: 0
MIG: 14:06:55 :  locked false  
MIG: 14:06:55 : HDL Language: Verilog
MIG: 14:06:55 : compInfo: false
MIG: 14:06:55 : Vivado Options xc7a100t csg324 -1
MIG: 14:06:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:06:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:06:55 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 14:06:55 : I am in catch area
MIG: 14:06:55 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:47 : XML_INPUT_FILE: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:07:48 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 14:07:48 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 14:07:51 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 14:07:51 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:52 : Running implementation.xit
MIG: 14:07:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 14:07:52 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 14:07:52 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:52 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 14:07:52 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:52 : outputDirectory: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 14:07:52 : vivado_mode: xpg_bd
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:52 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:53 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 1
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 : isPortInterface: 0
MIG: 14:07:55 :  locked false  
MIG: 14:07:55 : HDL Language: Verilog
MIG: 14:07:55 : compInfo: false
MIG: 14:07:55 : Vivado Options xc7a100t csg324 -1
MIG: 14:07:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 14:07:55 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 14:07:55 : I am in catch area
MIG: 14:07:55 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:11 : XML_INPUT_FILE: d:/ECE532/DDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:08:11 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 14:08:11 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 14:08:14 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 14:08:14 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:32 : xml_input_file: board.prj
MIG: 18:12:32 : Absolute path of xml_input_file: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:12:32 : xml_input_file: board.prj
MIG: 18:12:32 : Absolute path of xml_input_file: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:14:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:40 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 18:14:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:40 : outputDirectory: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 18:14:40 : vivado_mode: xpg_bd
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 1
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 : isPortInterface: 0
MIG: 18:14:40 :  locked false  
MIG: 18:14:40 : HDL Language: Verilog
MIG: 18:14:40 : compInfo: false
MIG: 18:14:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:14:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:14:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:14:40 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 18:14:40 : I am in catch area
MIG: 18:14:40 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:52 : XML_INPUT_FILE: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:14:52 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 18:14:52 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 18:14:52 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 18:14:52 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:52 : Running simulation.xit
MIG: 18:14:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:52 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 18:14:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:52 : outputDirectory: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 18:14:52 : vivado_mode: xpg_bd
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:52 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 1
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 : isPortInterface: 0
MIG: 18:14:53 :  locked false  
MIG: 18:14:53 : HDL Language: Verilog
MIG: 18:14:53 : compInfo: false
MIG: 18:14:53 : Vivado Options xc7a100t csg324 -1
MIG: 18:14:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:14:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:14:53 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 18:14:53 : I am in catch area
MIG: 18:14:53 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 18:15:00 : XML_INPUT_FILE: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:15:00 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 18:15:00 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 18:15:00 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 18:15:00 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 18:15:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:15:00 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 18:15:00 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 18:15:00 : ################# RUNNING MIG BATCH ###################
MIG: 18:15:00 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 18:15:00 : synp_flow:  -- synthesis_mode: Other
MIG: 18:15:00 : outputDirectory: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 18:15:00 : vivado_mode: xpg_bd
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:00 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 1
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 : isPortInterface: 0
MIG: 18:15:01 :  locked false  
MIG: 18:15:01 : HDL Language: Verilog
MIG: 18:15:01 : compInfo: false
MIG: 18:15:01 : Vivado Options xc7a100t csg324 -1
MIG: 18:15:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:15:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:15:01 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 18:15:01 : I am in catch area
MIG: 18:15:01 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 18:15:07 : XML_INPUT_FILE: c:/Xilinx/workspace/SD2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 18:15:07 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 18:15:07 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 18:15:07 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 18:15:07 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:22:43 : xml_input_file: board.prj
MIG: 12:22:43 : Absolute path of xml_input_file: c:/Users/yli/Desktop/SD2HDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:22:43 : xml_input_file: board.prj
MIG: 12:22:43 : Absolute path of xml_input_file: c:/Users/yli/Desktop/SD2HDR2VGA/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:08:53 : xml_input_file: board.prj
MIG: 14:08:53 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 14:08:53 : xml_input_file: board.prj
MIG: 14:08:53 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 16:05:39 : xml_input_file: board.prj
MIG: 16:05:39 : Absolute path of xml_input_file: e:/Everything/University/vivado_projects/hdr_complete/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 16:05:39 : xml_input_file: board.prj
MIG: 16:05:39 : Absolute path of xml_input_file: e:/Everything/University/vivado_projects/hdr_complete/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 16:44:23 : xml_input_file: board.prj
MIG: 16:44:23 : Absolute path of xml_input_file: e:/Everything/University/vivado_projects/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 16:44:23 : xml_input_file: board.prj
MIG: 16:44:23 : Absolute path of xml_input_file: e:/Everything/University/vivado_projects/hdr_complete/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 00:44:42 : xml_input_file: board.prj
MIG: 00:44:42 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 00:44:42 : xml_input_file: board.prj
MIG: 00:44:42 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:14:31 : xml_input_file: board.prj
MIG: 10:14:31 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:14:31 : xml_input_file: board.prj
MIG: 10:14:31 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:17:43 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:44 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:17:44 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:44 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:17:44 : vivado_mode: xpg_bd
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 1
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 : isPortInterface: 0
MIG: 10:17:44 :  locked false  
MIG: 10:17:44 : HDL Language: Verilog
MIG: 10:17:44 : compInfo: false
MIG: 10:17:44 : Vivado Options xc7a100t csg324 -1
MIG: 10:17:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:17:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:17:44 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:17:44 : I am in catch area
MIG: 10:17:44 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:17:55 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:17:55 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:17:55 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:17:55 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:17:55 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 10:17:55 : Running synthesis.xit
MIG: 10:17:55 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 10:17:55 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 10:17:55 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:55 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:17:55 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:55 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:17:55 : vivado_mode: xpg_bd
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:55 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 1
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 : isPortInterface: 0
MIG: 10:17:56 :  locked false  
MIG: 10:17:56 : HDL Language: Verilog
MIG: 10:17:56 : compInfo: false
MIG: 10:17:56 : Vivado Options xc7a100t csg324 -1
MIG: 10:17:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:17:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:17:56 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:17:56 : I am in catch area
MIG: 10:17:56 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:05 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:18:05 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:18:05 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:18:05 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:18:05 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:06 : Running vlog_synth_rpr.xit
MIG: 10:18:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 10:18:06 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 10:18:06 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:06 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:18:06 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:06 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:18:06 : vivado_mode: xpg_bd
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:06 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 1
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 : isPortInterface: 0
MIG: 10:18:07 :  locked false  
MIG: 10:18:07 : HDL Language: Verilog
MIG: 10:18:07 : compInfo: false
MIG: 10:18:07 : Vivado Options xc7a100t csg324 -1
MIG: 10:18:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:18:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:18:07 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:18:07 : I am in catch area
MIG: 10:18:07 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:16 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:18:16 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:18:16 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:18:16 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:18:16 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:16 : Running simulation.xit
MIG: 10:18:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 10:18:16 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 10:18:16 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:16 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:18:16 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:16 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:18:16 : vivado_mode: xpg_bd
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:16 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 1
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 : isPortInterface: 0
MIG: 10:18:17 :  locked false  
MIG: 10:18:17 : HDL Language: Verilog
MIG: 10:18:17 : compInfo: false
MIG: 10:18:17 : Vivado Options xc7a100t csg324 -1
MIG: 10:18:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:18:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:18:17 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:18:17 : I am in catch area
MIG: 10:18:17 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:27 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:18:27 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:18:27 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:18:27 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:18:27 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:18:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 10:18:27 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 10:18:27 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:27 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:18:27 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:27 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:18:27 : vivado_mode: xpg_bd
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:27 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 1
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 :  locked false  
MIG: 10:18:28 : HDL Language: Verilog
MIG: 10:18:28 : compInfo: false
MIG: 10:18:28 : Vivado Options xc7a100t csg324 -1
MIG: 10:18:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:18:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:18:28 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:18:28 : I am in catch area
MIG: 10:18:28 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:37 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:18:37 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:18:37 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:18:37 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:18:37 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:38 : Running implementation.xit
MIG: 10:18:38 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ddr_dma_v2_mig_7series_0_0</ModuleName> 
MIG: 10:18:38 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 10:18:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:38 : Writing IN file for 'ddr_dma_v2_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0
MIG: 10:18:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:38 : outputDirectory: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/_tmp/
MIG: 10:18:38 : vivado_mode: xpg_bd
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 1
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:38 : isPortInterface: 0
MIG: 10:18:39 : isPortInterface: 0
MIG: 10:18:39 : isPortInterface: 0
MIG: 10:18:39 :  locked false  
MIG: 10:18:39 : HDL Language: Verilog
MIG: 10:18:39 : compInfo: false
MIG: 10:18:39 : Vivado Options xc7a100t csg324 -1
MIG: 10:18:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:18:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:18:39 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 10:18:39 : I am in catch area
MIG: 10:18:39 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:48 : XML_INPUT_FILE: c:/Users/yli/Desktop/hdr_complete_g045/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 10:18:48 : Component_Name: ddr_dma_v2_mig_7series_0_0
MIG: 10:18:48 : Moving ddr_dma_v2_mig_7series_0_0 ...
MIG: 10:18:49 : Moving ddr_dma_v2_mig_7series_0_0.veo ...
MIG: 10:18:49 : Moving ddr_dma_v2_mig_7series_0_0_xmdf.tcl ...
MIG: 12:26:10 : xml_input_file: board.prj
MIG: 12:26:10 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
MIG: 12:26:10 : xml_input_file: board.prj
MIG: 12:26:10 : Absolute path of xml_input_file: c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj
