// Seed: 4179102812
module module_0;
  reg id_1 = -1;
  always @(~id_1 or posedge id_1) begin : LABEL_0
    id_1 <= -1;
  end
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    input tri id_7,
    output wor id_8,
    output wand id_9,
    input wand id_10
);
  wire id_12, id_13, id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply0 id_6
);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
