Source Block: hdl/library/axi_dmac/request_arb.v@317:327@HdlStmAssign
wire response_src_valid;
wire response_src_ready = 1'b1;
wire [1:0] response_src_resp;
*/

assign dbg_dest_request_id = dest_request_id;
assign dbg_dest_response_id = dest_response_id;
assign dbg_src_request_id = src_request_id;
assign dbg_src_response_id = src_response_id;

always @(posedge req_clk)

Diff Content:
- 322 assign dbg_dest_request_id = dest_request_id;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@318:328
wire response_src_ready = 1'b1;
wire [1:0] response_src_resp;
*/

assign dbg_dest_request_id = dest_request_id;
assign dbg_dest_response_id = dest_response_id;
assign dbg_src_request_id = src_request_id;
assign dbg_src_response_id = src_response_id;

always @(posedge req_clk)
begin

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@319:329
wire [1:0] response_src_resp;
*/

assign dbg_dest_request_id = dest_request_id;
assign dbg_dest_response_id = dest_response_id;
assign dbg_src_request_id = src_request_id;
assign dbg_src_response_id = src_response_id;

always @(posedge req_clk)
begin
  eot_mem_src[request_id] <= request_eot;

