//
// File created by:  xmxlmode
// Do not modify this file
//
+delay_mode_path
+typdelays
-y
/cadtools5/xil_cds_design_kits/verilog/unisims
+libext+.v
-l
simout.tmp
/home/z86327ag/Cadence/COMP12111/display_decoder_run1/testfixture.template
-f
/home/z86327ag/Cadence/COMP12111/display_decoder_run1/verilog.inpfiles
-f
/netopt/info/courses/COMP12111/JUNE2022/Cadence/reffiles/include
+nostdout
+nocopyright
+compile
"+ncvlogargs+ -neverwarn -nostdout -nocopyright "
