//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_4 // -- Begin function triton_poi_fused_convolution_leaky_relu_4
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_4
.visible .entry triton_poi_fused_convolution_leaky_relu_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_4_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_4_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_4_param_5
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<96>;
	.reg .b16 	%rs<99>;
	.reg .b32 	%r<257>;
	.reg .f32 	%f<69>;
	.reg .b64 	%rd<43>;
	.loc	1 19 0                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:19:0

// %bb.0:
	ld.param.u64 	%rd26, [triton_poi_fused_convolution_leaky_relu_4_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused_convolution_leaky_relu_4_param_1];
$L__tmp0:
	.loc	1 22 28                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:22:33
	shl.b32 	%r103, %r1, 4;
	ld.param.u64 	%rd28, [triton_poi_fused_convolution_leaky_relu_4_param_2];
	ld.param.u64 	%rd29, [triton_poi_fused_convolution_leaky_relu_4_param_3];
	.loc	1 23 44                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:23:44
	mov.u32 	%r104, %tid.x;
	bfe.u32 	%r105, %r104, 6, 2;
	shl.b32 	%r106, %r104, 2;
	and.b32  	%r107, %r106, 12;
	.loc	1 23 23                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:23:23
	or.b32  	%r108, %r103, %r105;
	or.b32  	%r109, %r108, 4;
	or.b32  	%r110, %r108, 8;
	or.b32  	%r111, %r108, 12;
	or.b32  	%r112, %r103, %r107;
	.loc	1 24 21                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:24:21
	setp.lt.s32 	%p5, %r108, 256;
	setp.lt.s32 	%p9, %r109, 256;
	setp.lt.s32 	%p13, %r110, 256;
	setp.lt.s32 	%p17, %r111, 256;
	setp.lt.s32 	%p58, %r103, 256;
	setp.lt.s32 	%p59, %r112, 256;
	.loc	1 25 28                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:25:33
	shl.b32 	%r113, %r2, 8;
	.loc	1 26 44                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:26:44
	and.b32  	%r114, %r106, 252;
	and.b32  	%r115, %r104, 255;
	bfe.u32 	%r116, %r104, 2, 6;
	.loc	1 26 23                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:26:23
	or.b32  	%r117, %r113, %r114;
	or.b32  	%r118, %r113, %r115;
	or.b32  	%r119, %r113, %r116;
	or.b32  	%r120, %r119, 64;
	or.b32  	%r121, %r119, 128;
	or.b32  	%r122, %r119, 192;
	.loc	1 27 21                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:27:21
	setp.lt.s32 	%p60, %r117, 2116;
	setp.lt.s32 	%p61, %r118, 2116;
	setp.lt.s32 	%p62, %r119, 2116;
	setp.lt.s32 	%p63, %r120, 2116;
	setp.lt.s32 	%p64, %r121, 2116;
	setp.lt.s32 	%p65, %r122, 2116;
	.loc	1 30 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:30:19
	bfe.s32 	%r123, %r1, 27, 1;
	.loc	1 31 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:31:19
	shr.u32 	%r124, %r123, 26;
	.loc	1 30 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:30:19
	add.s32 	%r125, %r108, %r124;
	and.b32  	%r126, %r125, -64;
	sub.s32 	%r127, %r108, %r126;
	add.s32 	%r128, %r109, %r124;
	and.b32  	%r129, %r128, -64;
	sub.s32 	%r130, %r109, %r129;
	add.s32 	%r131, %r110, %r124;
	and.b32  	%r132, %r131, -64;
	sub.s32 	%r133, %r110, %r132;
	add.s32 	%r134, %r111, %r124;
	and.b32  	%r135, %r134, -64;
	sub.s32 	%r136, %r111, %r135;
	.loc	1 31 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:31:19
	add.s32 	%r137, %r103, %r124;
	shr.s32 	%r138, %r137, 6;
	.loc	1 30 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:30:19
	and.b32  	%r139, %r137, -64;
	sub.s32 	%r140, %r103, %r139;
	.loc	1 31 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:31:19
	shr.s32 	%r142, %r112, 31;
	shr.u32 	%r143, %r142, 26;
	add.s32 	%r144, %r112, %r143;
	shr.s32 	%r145, %r144, 6;
	.loc	1 30 19                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:30:19
	and.b32  	%r146, %r144, -64;
	sub.s32 	%r147, %r112, %r146;
	.loc	1 32 35                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:35
	mad.lo.s32 	%r148, %r108, 2116, %r117;
	add.s32 	%r149, %r148, 8464;
	add.s32 	%r150, %r148, 16928;
	add.s32 	%r151, %r148, 25392;
	.loc	1 32 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:30
	mul.wide.s32 	%rd30, %r148, 4;
	add.s64 	%rd1, %rd26, %rd30;
	mul.wide.s32 	%rd31, %r149, 4;
	add.s64 	%rd2, %rd26, %rd31;
	mul.wide.s32 	%rd32, %r150, 4;
	add.s64 	%rd3, %rd26, %rd32;
	mul.wide.s32 	%rd33, %r151, 4;
	add.s64 	%rd4, %rd26, %rd33;
	.loc	1 32 53                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:53
	and.pred  	%p1, %p5, %p60;
	and.pred  	%p2, %p9, %p60;
	and.pred  	%p3, %p13, %p60;
	and.pred  	%p4, %p17, %p60;
	and.pred  	%p37, %p58, %p61;
	and.pred  	%p54, %p59, %p62;
	and.pred  	%p55, %p63, %p59;
	and.pred  	%p56, %p64, %p59;
	and.pred  	%p57, %p65, %p59;
	.loc	1 32 45                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:45
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:33:30
	mul.wide.s32 	%rd34, %r127, 4;
	add.s64 	%rd5, %rd27, %rd34;
	mul.wide.s32 	%rd35, %r130, 4;
	add.s64 	%rd9, %rd27, %rd35;
	mul.wide.s32 	%rd36, %r133, 4;
	add.s64 	%rd13, %rd27, %rd36;
	mul.wide.s32 	%rd37, %r136, 4;
	add.s64 	%rd17, %rd27, %rd37;
	.loc	1 33 35                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r19 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r20 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r21 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r22 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r23 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r24 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r25 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r26 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r27 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r28 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r29 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r30 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r31 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r32 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r33 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r34 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 32 45                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:32:45
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r7;
	mov.b32 	%f3, %r11;
	mov.b32 	%f4, %r15;
	mov.b32 	%f5, %r4;
	mov.b32 	%f6, %r8;
	mov.b32 	%f7, %r12;
	mov.b32 	%f8, %r16;
	mov.b32 	%f9, %r5;
	mov.b32 	%f10, %r9;
	mov.b32 	%f11, %r13;
	mov.b32 	%f12, %r17;
	mov.b32 	%f13, %r6;
	mov.b32 	%f14, %r10;
	mov.b32 	%f15, %r14;
	mov.b32 	%f16, %r18;
	.loc	1 33 35                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:33:35
	mov.b32 	%f17, %r22;
	mov.b32 	%f18, %r26;
	mov.b32 	%f19, %r30;
	mov.b32 	%f20, %r34;
	.loc	1 34 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:34:18
	add.f32 	%f21, %f20, %f16;
	add.f32 	%f22, %f19, %f15;
	add.f32 	%f23, %f18, %f14;
	add.f32 	%f24, %f17, %f13;
	add.f32 	%f25, %f20, %f12;
	add.f32 	%f26, %f19, %f11;
	add.f32 	%f27, %f18, %f10;
	add.f32 	%f28, %f17, %f9;
	add.f32 	%f29, %f20, %f8;
	add.f32 	%f30, %f19, %f7;
	add.f32 	%f31, %f18, %f6;
	add.f32 	%f32, %f17, %f5;
	add.f32 	%f33, %f20, %f4;
	add.f32 	%f34, %f19, %f3;
	add.f32 	%f35, %f18, %f2;
	add.f32 	%f36, %f17, %f1;
	.loc	1 36 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:36:18
	setp.gt.f32 	%p66, %f36, 0f00000000;
	selp.u16 	%rs17, -1, 0, %p66;
	shl.b16 	%rs18, %rs17, 3;
	setp.gt.f32 	%p67, %f35, 0f00000000;
	selp.u16 	%rs19, 1, 0, %p67;
	shl.b16 	%rs20, %rs19, 2;
	or.b16  	%rs21, %rs18, %rs20;
	setp.gt.f32 	%p68, %f34, 0f00000000;
	selp.u16 	%rs22, -1, 0, %p68;
	shl.b16 	%rs23, %rs22, 1;
	setp.gt.f32 	%p69, %f33, 0f00000000;
	selp.u16 	%rs24, 1, 0, %p69;
	or.b16  	%rs25, %rs24, %rs23;
	and.b16  	%rs26, %rs25, 3;
	or.b16  	%rs27, %rs26, %rs21;
	shl.b16 	%rs28, %rs27, 12;
	setp.gt.f32 	%p70, %f32, 0f00000000;
	selp.u16 	%rs29, -1, 0, %p70;
	shl.b16 	%rs30, %rs29, 3;
	setp.gt.f32 	%p71, %f31, 0f00000000;
	selp.u16 	%rs31, 1, 0, %p71;
	shl.b16 	%rs32, %rs31, 2;
	or.b16  	%rs33, %rs30, %rs32;
	setp.gt.f32 	%p72, %f30, 0f00000000;
	selp.u16 	%rs34, -1, 0, %p72;
	shl.b16 	%rs35, %rs34, 1;
	setp.gt.f32 	%p73, %f29, 0f00000000;
	selp.u16 	%rs36, 1, 0, %p73;
	or.b16  	%rs37, %rs36, %rs35;
	and.b16  	%rs38, %rs37, 3;
	or.b16  	%rs39, %rs38, %rs33;
	and.b16  	%rs40, %rs39, 15;
	shl.b16 	%rs41, %rs40, 8;
	or.b16  	%rs42, %rs28, %rs41;
	setp.gt.f32 	%p74, %f28, 0f00000000;
	selp.u16 	%rs43, -1, 0, %p74;
	shl.b16 	%rs44, %rs43, 3;
	setp.gt.f32 	%p75, %f27, 0f00000000;
	selp.u16 	%rs45, 1, 0, %p75;
	shl.b16 	%rs46, %rs45, 2;
	or.b16  	%rs47, %rs44, %rs46;
	setp.gt.f32 	%p76, %f26, 0f00000000;
	selp.u16 	%rs48, -1, 0, %p76;
	shl.b16 	%rs49, %rs48, 1;
	setp.gt.f32 	%p77, %f25, 0f00000000;
	selp.u16 	%rs50, 1, 0, %p77;
	or.b16  	%rs51, %rs50, %rs49;
	and.b16  	%rs52, %rs51, 3;
	or.b16  	%rs53, %rs52, %rs47;
	shl.b16 	%rs54, %rs53, 4;
	setp.gt.f32 	%p78, %f24, 0f00000000;
	selp.u16 	%rs55, -1, 0, %p78;
	shl.b16 	%rs56, %rs55, 3;
	setp.gt.f32 	%p79, %f23, 0f00000000;
	selp.u16 	%rs57, 1, 0, %p79;
	shl.b16 	%rs58, %rs57, 2;
	or.b16  	%rs59, %rs56, %rs58;
	setp.gt.f32 	%p80, %f22, 0f00000000;
	selp.u16 	%rs60, -1, 0, %p80;
	shl.b16 	%rs61, %rs60, 1;
	setp.gt.f32 	%p81, %f21, 0f00000000;
	selp.u16 	%rs16, 1, 0, %p81;
	or.b16  	%rs62, %rs16, %rs61;
	and.b16  	%rs63, %rs62, 3;
	or.b16  	%rs64, %rs63, %rs59;
	and.b16  	%rs65, %rs64, 15;
	or.b16  	%rs66, %rs65, %rs54;
	and.b16  	%rs67, %rs66, 255;
	or.b16  	%rs68, %rs67, %rs42;
	.loc	1 38 18                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:38:18
	mul.f32 	%f37, %f36, 0f3C23D70A;
	mul.f32 	%f38, %f32, 0f3C23D70A;
	mul.f32 	%f39, %f28, 0f3C23D70A;
	mul.f32 	%f40, %f24, 0f3C23D70A;
	mul.f32 	%f41, %f35, 0f3C23D70A;
	mul.f32 	%f42, %f31, 0f3C23D70A;
	mul.f32 	%f43, %f27, 0f3C23D70A;
	mul.f32 	%f44, %f23, 0f3C23D70A;
	mul.f32 	%f45, %f34, 0f3C23D70A;
	mul.f32 	%f46, %f30, 0f3C23D70A;
	mul.f32 	%f47, %f26, 0f3C23D70A;
	mul.f32 	%f48, %f22, 0f3C23D70A;
	mul.f32 	%f49, %f33, 0f3C23D70A;
	mul.f32 	%f50, %f29, 0f3C23D70A;
	mul.f32 	%f51, %f25, 0f3C23D70A;
	mul.f32 	%f52, %f21, 0f3C23D70A;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs1, %rs28, 15;
	and.b16  	%rs69, %rs1, 1;
	setp.eq.b16 	%p82, %rs69, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f53, %f36, %f37, %p82;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs70, %rs42, 11;
	and.b16  	%rs2, %rs70, 1;
	setp.eq.b16 	%p83, %rs2, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f54, %f32, %f38, %p83;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs71, %rs68, 7;
	and.b16  	%rs3, %rs71, 1;
	setp.eq.b16 	%p84, %rs3, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f55, %f28, %f39, %p84;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs72, %rs68, 3;
	and.b16  	%rs4, %rs72, 1;
	setp.eq.b16 	%p85, %rs4, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f56, %f24, %f40, %p85;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs73, %rs28, 14;
	and.b16  	%rs5, %rs73, 1;
	setp.eq.b16 	%p86, %rs5, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f57, %f35, %f41, %p86;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs74, %rs42, 10;
	and.b16  	%rs6, %rs74, 1;
	setp.eq.b16 	%p87, %rs6, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f58, %f31, %f42, %p87;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs75, %rs68, 6;
	and.b16  	%rs7, %rs75, 1;
	setp.eq.b16 	%p88, %rs7, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f59, %f27, %f43, %p88;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs76, %rs68, 2;
	and.b16  	%rs8, %rs76, 1;
	setp.eq.b16 	%p89, %rs8, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f60, %f23, %f44, %p89;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs77, %rs28, 13;
	and.b16  	%rs9, %rs77, 1;
	setp.eq.b16 	%p90, %rs9, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f61, %f34, %f45, %p90;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs78, %rs42, 9;
	and.b16  	%rs10, %rs78, 1;
	setp.eq.b16 	%p91, %rs10, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f62, %f30, %f46, %p91;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs79, %rs68, 5;
	and.b16  	%rs11, %rs79, 1;
	setp.eq.b16 	%p92, %rs11, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f63, %f26, %f47, %p92;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs80, %rs68, 1;
	and.b16  	%rs12, %rs80, 1;
	setp.eq.b16 	%p93, %rs12, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f64, %f22, %f48, %p93;
	selp.f32 	%f65, %f33, %f49, %p69;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs81, %rs42, 8;
	and.b16  	%rs14, %rs81, 1;
	setp.eq.b16 	%p94, %rs14, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f66, %f29, %f50, %p94;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shr.u16 	%rs82, %rs68, 4;
	and.b16  	%rs15, %rs82, 1;
	setp.eq.b16 	%p95, %rs15, 1;
	.loc	1 39 32                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:39:32
	selp.f32 	%f67, %f25, %f51, %p95;
	selp.f32 	%f68, %f21, %f52, %p81;
	.loc	1 40 33                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:33
	shl.b32 	%r152, %r118, 6;
	shl.b32 	%r153, %r119, 6;
	shl.b32 	%r154, %r120, 6;
	shl.b32 	%r155, %r121, 6;
	shl.b32 	%r156, %r122, 6;
	.loc	1 40 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:30
	mad.lo.s32 	%r157, %r138, 135424, %r140;
	.loc	1 40 38                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:38
	add.s32 	%r158, %r157, %r152;
	.loc	1 40 30                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:30
	mad.lo.s32 	%r159, %r145, 135424, %r147;
	.loc	1 40 38                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:38
	add.s32 	%r160, %r159, %r153;
	add.s32 	%r161, %r159, %r154;
	add.s32 	%r162, %r159, %r155;
	add.s32 	%r163, %r159, %r156;
	.loc	1 40 25                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:25
	cvt.s64.s32 	%rd38, %r158;
	add.s64 	%rd21, %rd28, %rd38;
	.loc	1 40 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:40:56
	shl.b32 	%r164, %r104, 6;
	and.b32  	%r165, %r164, 4032;
	or.b32  	%r166, %r105, %r165;
	shl.b32 	%r167, %r104, 4;
	and.b32  	%r168, %r167, 4080;
	mov.u32 	%r169, global_smem;
	add.s32 	%r170, %r169, %r165;
	add.s32 	%r35, %r170, %r166;
	mov.pred 	%p21, -1;
	// begin inline asm
	@%p21 st.shared.b8 [ %r35 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r171, %r170, 16;
	add.s32 	%r172, %r171, %r166;
	add.s32 	%r36, %r172, 16;
	// begin inline asm
	@%p21 st.shared.b8 [ %r36 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r173, %r170, 32;
	add.s32 	%r174, %r173, %r166;
	add.s32 	%r37, %r174, 32;
	// begin inline asm
	@%p21 st.shared.b8 [ %r37 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r175, %r170, 48;
	add.s32 	%r176, %r175, %r166;
	add.s32 	%r38, %r176, 48;
	// begin inline asm
	@%p21 st.shared.b8 [ %r38 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r39, %r35, 4;
	// begin inline asm
	@%p21 st.shared.b8 [ %r39 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r40, %r172, 20;
	// begin inline asm
	@%p21 st.shared.b8 [ %r40 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r41, %r174, 36;
	// begin inline asm
	@%p21 st.shared.b8 [ %r41 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r42, %r176, 52;
	// begin inline asm
	@%p21 st.shared.b8 [ %r42 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r43, %r35, 8;
	// begin inline asm
	@%p21 st.shared.b8 [ %r43 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r44, %r172, 24;
	// begin inline asm
	@%p21 st.shared.b8 [ %r44 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r45, %r174, 40;
	// begin inline asm
	@%p21 st.shared.b8 [ %r45 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r46, %r176, 56;
	// begin inline asm
	@%p21 st.shared.b8 [ %r46 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r47, %r35, 12;
	and.b16  	%rs13, %rs27, 1;
	// begin inline asm
	@%p21 st.shared.b8 [ %r47 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r48, %r172, 28;
	// begin inline asm
	@%p21 st.shared.b8 [ %r48 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r49, %r174, 44;
	// begin inline asm
	@%p21 st.shared.b8 [ %r49 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r50, %r176, 60;
	// begin inline asm
	@%p21 st.shared.b8 [ %r50 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r177, %r169, %r168;
	add.s32 	%r178, %r177, %r168;
	ld.shared.v4.u32 	{%r179, %r180, %r181, %r182}, [%r178];
	bfe.u32 	%r187, %r179, 0, 8;
	bfe.u32 	%r188, %r179, 16, 8;
	cvt.u16.u32 	%rs83, %r188;
	bfe.u32 	%r189, %r179, 8, 8;
	cvt.u16.u32 	%rs84, %r189;
	mov.b32 	%r190, {%rs84, %rs83};
	and.b32  	%r191, %r190, 65537;
	bfe.u32 	%r192, %r180, 0, 8;
	bfe.u32 	%r193, %r180, 16, 8;
	cvt.u16.u32 	%rs85, %r193;
	bfe.u32 	%r194, %r180, 8, 8;
	cvt.u16.u32 	%rs86, %r194;
	mov.b32 	%r195, {%rs86, %rs85};
	and.b32  	%r196, %r195, 65537;
	bfe.u32 	%r197, %r181, 0, 8;
	bfe.u32 	%r198, %r181, 16, 8;
	cvt.u16.u32 	%rs87, %r198;
	bfe.u32 	%r199, %r181, 8, 8;
	cvt.u16.u32 	%rs88, %r199;
	mov.b32 	%r200, {%rs88, %rs87};
	and.b32  	%r201, %r200, 65537;
	bfe.u32 	%r202, %r182, 0, 8;
	bfe.u32 	%r203, %r182, 16, 8;
	cvt.u16.u32 	%rs89, %r203;
	bfe.u32 	%r204, %r182, 8, 8;
	cvt.u16.u32 	%rs90, %r204;
	mov.b32 	%r205, {%rs90, %rs89};
	and.b32  	%r206, %r205, 65537;
	mov.b32 	{%rs91, %rs92}, %r191;
	cvt.u32.u16 	%r207, %rs92;
	bfe.u32 	%r208, %r179, 24, 1;
	prmt.b32 	%r209, %r207, %r208, 0x3340U;
	cvt.u32.u16 	%r210, %rs91;
	and.b32  	%r211, %r187, 1;
	prmt.b32 	%r212, %r211, %r210, 0x3340U;
	prmt.b32 	%r213, %r212, %r209, 0x5410U;
	mov.b32 	{%rs93, %rs94}, %r196;
	cvt.u32.u16 	%r214, %rs94;
	bfe.u32 	%r215, %r180, 24, 1;
	prmt.b32 	%r216, %r214, %r215, 0x3340U;
	cvt.u32.u16 	%r217, %rs93;
	and.b32  	%r218, %r192, 1;
	prmt.b32 	%r219, %r218, %r217, 0x3340U;
	prmt.b32 	%r220, %r219, %r216, 0x5410U;
	mov.b32 	{%rs95, %rs96}, %r201;
	cvt.u32.u16 	%r221, %rs96;
	bfe.u32 	%r222, %r181, 24, 1;
	prmt.b32 	%r223, %r221, %r222, 0x3340U;
	cvt.u32.u16 	%r224, %rs95;
	and.b32  	%r225, %r197, 1;
	prmt.b32 	%r226, %r225, %r224, 0x3340U;
	prmt.b32 	%r227, %r226, %r223, 0x5410U;
	mov.b32 	{%rs97, %rs98}, %r206;
	cvt.u32.u16 	%r228, %rs98;
	bfe.u32 	%r229, %r182, 24, 1;
	prmt.b32 	%r230, %r228, %r229, 0x3340U;
	cvt.u32.u16 	%r231, %rs97;
	and.b32  	%r232, %r202, 1;
	prmt.b32 	%r233, %r232, %r231, 0x3340U;
	prmt.b32 	%r234, %r233, %r230, 0x5410U;
	// begin inline asm
	@%p37 st.global.v4.b32 [ %rd21 + 0 ], { %r213, %r220, %r227, %r234 };
	// end inline asm
	.loc	1 41 25                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:25
	mul.wide.s32 	%rd39, %r160, 4;
	add.s64 	%rd22, %rd29, %rd39;
	mul.wide.s32 	%rd40, %r161, 4;
	add.s64 	%rd23, %rd29, %rd40;
	mul.wide.s32 	%rd41, %r162, 4;
	add.s64 	%rd24, %rd29, %rd41;
	mul.wide.s32 	%rd42, %r163, 4;
	add.s64 	%rd25, %rd29, %rd42;
	.loc	1 41 56                         // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:56
	bar.sync 	0;
	and.b32  	%r235, %r106, 1020;
	mad.lo.s32 	%r55, %r166, 3, %r35;
	mov.b32 	%r56, %f53;
	// begin inline asm
	@%p21 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	shl.b32 	%r236, %r166, 2;
	add.s32 	%r237, %r171, %r236;
	add.s32 	%r57, %r237, 64;
	mov.b32 	%r58, %f54;
	// begin inline asm
	@%p21 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r238, %r173, %r236;
	add.s32 	%r59, %r238, 128;
	mov.b32 	%r60, %f55;
	// begin inline asm
	@%p21 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r239, %r175, %r236;
	add.s32 	%r61, %r239, 192;
	mov.b32 	%r62, %f56;
	// begin inline asm
	@%p21 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r55, 16;
	mov.b32 	%r64, %f57;
	// begin inline asm
	@%p21 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r237, 80;
	mov.b32 	%r66, %f58;
	// begin inline asm
	@%p21 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r238, 144;
	mov.b32 	%r68, %f59;
	// begin inline asm
	@%p21 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r239, 208;
	mov.b32 	%r70, %f60;
	// begin inline asm
	@%p21 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r55, 32;
	mov.b32 	%r72, %f61;
	// begin inline asm
	@%p21 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r237, 96;
	mov.b32 	%r74, %f62;
	// begin inline asm
	@%p21 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r238, 160;
	mov.b32 	%r76, %f63;
	// begin inline asm
	@%p21 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r239, 224;
	mov.b32 	%r78, %f64;
	// begin inline asm
	@%p21 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r55, 48;
	mov.b32 	%r80, %f65;
	// begin inline asm
	@%p21 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	add.s32 	%r81, %r237, 112;
	mov.b32 	%r82, %f66;
	// begin inline asm
	@%p21 st.shared.b32 [ %r81 + 0 ], %r82;
	// end inline asm
	add.s32 	%r83, %r238, 176;
	mov.b32 	%r84, %f67;
	// begin inline asm
	@%p21 st.shared.b32 [ %r83 + 0 ], %r84;
	// end inline asm
	add.s32 	%r85, %r239, 240;
	mov.b32 	%r86, %f68;
	// begin inline asm
	@%p21 st.shared.b32 [ %r85 + 0 ], %r86;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r240, %r104, 252;
	shl.b32 	%r241, %r240, 2;
	add.s32 	%r242, %r169, %r241;
	shl.b32 	%r243, %r235, 2;
	add.s32 	%r244, %r242, %r243;
	or.b32  	%r245, %r235, 1024;
	and.b32  	%r246, %r245, 2032;
	add.s32 	%r247, %r169, %r246;
	add.s32 	%r248, %r247, %r243;
	ld.shared.v4.u32 	{%r91, %r92, %r93, %r94}, [%r248+4096];
	or.b32  	%r249, %r235, 2048;
	and.b32  	%r250, %r249, 3056;
	add.s32 	%r251, %r169, %r250;
	add.s32 	%r252, %r251, %r243;
	ld.shared.v4.u32 	{%r95, %r96, %r97, %r98}, [%r252+8192];
	or.b32  	%r253, %r235, 3072;
	and.b32  	%r254, %r253, 4080;
	add.s32 	%r255, %r169, %r254;
	add.s32 	%r256, %r255, %r243;
	ld.shared.v4.u32 	{%r99, %r100, %r101, %r102}, [%r256+12288];
	ld.shared.v4.u32 	{%r87, %r88, %r89, %r90}, [%r244];
	// begin inline asm
	@%p54 st.global.v4.b32 [ %rd22 + 0 ], { %r87, %r88, %r89, %r90 };
	// end inline asm
	// begin inline asm
	@%p55 st.global.v4.b32 [ %rd23 + 0 ], { %r91, %r92, %r93, %r94 };
	// end inline asm
	// begin inline asm
	@%p56 st.global.v4.b32 [ %rd24 + 0 ], { %r95, %r96, %r97, %r98 };
	// end inline asm
	// begin inline asm
	@%p57 st.global.v4.b32 [ %rd25 + 0 ], { %r99, %r100, %r101, %r102 };
	// end inline asm
	.loc	1 41 4                          // cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py:41:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/m4/cm46eun44r2txrc2b4j3kzsp2qgf22imegf4vmicbfgdsczfx4ns.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 52
.b8 54
.b8 101
.b8 117
.b8 110
.b8 52
.b8 52
.b8 114
.b8 50
.b8 116
.b8 120
.b8 114
.b8 99
.b8 50
.b8 98
.b8 52
.b8 106
.b8 51
.b8 107
.b8 122
.b8 115
.b8 112
.b8 50
.b8 113
.b8 103
.b8 102
.b8 50
.b8 50
.b8 105
.b8 109
.b8 101
.b8 103
.b8 102
.b8 52
.b8 118
.b8 109
.b8 105
.b8 99
.b8 98
.b8 102
.b8 103
.b8 100
.b8 115
.b8 99
.b8 122
.b8 102
.b8 120
.b8 52
.b8 110
.b8 115
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
