# NMOS 6510 - JSR (absolute) cycle behaviour: opcode fetch, PC+1 new PC low fetch, dummy fetch from stack, push PC high to stack, push PC low to stack, and final fetch of new PC high. Notes dummy fetch from stack and per-cycle sequencing.

R

4

S + 1

New PC – 1 low

R

5

S + 2

New PC – 1 high

R

6 (*3)

New PC - 1

Byte at target address

R

(*1) dummy fetch from PC + 1
(*2) dummy fetch from stack
(*3) dummy fetch from target address (New PC – 1)
Stack (Pull)
PLA

PLP

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2 (*1)

PC + 1

Byte after opcode

R

3 (*2)


---
Additional information can be found by searching:
- "stack_rts_dummy_fetches" which expands on RTS stack behaviour for comparison
