TimeQuest Timing Analyzer report for NES_FPGA
Thu Aug 28 12:13:53 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
120. Fast 1200mV 0C Model Setup: 'CLOCK_50'
121. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
122. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
124. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
125. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Hold: 'CLOCK_50'
127. Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
128. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
129. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   4.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Aug 28 12:13:35 2014 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Thu Aug 28 12:13:35 2014 ;
; NES_FPGA.SDC                                                 ; OK     ; Thu Aug 28 12:13:35 2014 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { altera_reserved_tck }                                   ;
; CLOCK2_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK2_50 }                                             ;
; CLOCK3_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK3_50 }                                             ;
; CLOCK_50                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] } ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] } ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 78.56 MHz  ; 78.56 MHz       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;                                                               ;
; 130.17 MHz ; 130.17 MHz      ; altera_reserved_tck                                   ;                                                               ;
; 158.45 MHz ; 158.45 MHz      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;                                                               ;
; 251.89 MHz ; 250.0 MHz       ; CLOCK_50                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.271  ; 0.000         ;
; CLOCK_50                                              ; 16.030 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.689 ; 0.000         ;
; altera_reserved_tck                                   ; 46.159 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.309 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.392 ; 0.000         ;
; altera_reserved_tck                                   ; 0.394 ; 0.000         ;
; CLOCK_50                                              ; 0.413 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 12.245 ; 0.000         ;
; altera_reserved_tck                                   ; 48.007 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.030 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 5.214 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.619  ; 0.000         ;
; CLOCK_50                                              ; 9.629  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.624 ; 0.000         ;
; altera_reserved_tck                                   ; 49.752 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.271 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 12.637     ;
; 7.553 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 12.332     ;
; 7.570 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 12.338     ;
; 7.597 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 12.306     ;
; 7.611 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 12.292     ;
; 7.657 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 12.251     ;
; 7.725 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 12.178     ;
; 7.799 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 12.095     ;
; 7.850 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 12.046     ;
; 7.852 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 12.033     ;
; 7.872 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 12.036     ;
; 7.887 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.998     ;
; 7.896 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 12.007     ;
; 7.910 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.993     ;
; 7.932 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.971     ;
; 7.933 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.975     ;
; 7.933 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.975     ;
; 7.943 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.942     ;
; 7.956 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.952     ;
; 7.963 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.933     ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.915     ;
; 7.979 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 11.899     ;
; 8.017 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.891     ;
; 8.024 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.879     ;
; 8.034 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 11.855     ;
; 8.046 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.848     ;
; 8.048 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.843     ;
; 8.069 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.816     ;
; 8.070 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.815     ;
; 8.080 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.793     ;
; 8.094 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.791     ;
; 8.098 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.796     ;
; 8.109 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.771     ;
; 8.141 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.750     ;
; 8.161 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.733     ;
; 8.171 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.737     ;
; 8.180 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.693     ;
; 8.186 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.699     ;
; 8.186 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.699     ;
; 8.191 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.700     ;
; 8.212 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 11.643     ;
; 8.215 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.670     ;
; 8.215 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.670     ;
; 8.223 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.650     ;
; 8.235 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 11.649     ;
; 8.241 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.662     ;
; 8.242 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.643     ;
; 8.242 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[16]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.652     ;
; 8.246 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.650     ;
; 8.251 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[13] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.629     ;
; 8.259 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.644     ;
; 8.259 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.644     ;
; 8.263 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 11.626     ;
; 8.267 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 11.599     ;
; 8.269 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.616     ;
; 8.273 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.612     ;
; 8.273 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.600     ;
; 8.273 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.630     ;
; 8.273 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.630     ;
; 8.278 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[11]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.616     ;
; 8.284 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.607     ;
; 8.287 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.593     ;
; 8.289 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.602     ;
; 8.291 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 11.596     ;
; 8.307 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 11.580     ;
; 8.310 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.598     ;
; 8.316 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.592     ;
; 8.319 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.589     ;
; 8.319 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 11.589     ;
; 8.328 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 11.556     ;
; 8.337 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[6]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.543     ;
; 8.345 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.549     ;
; 8.349 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.547     ;
; 8.352 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 11.523     ;
; 8.361 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 11.520     ;
; 8.362 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.529     ;
; 8.365 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 11.513     ;
; 8.368 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.517     ;
; 8.369 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.516     ;
; 8.372 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 11.510     ;
; 8.373 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[12]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.521     ;
; 8.384 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 11.473     ;
; 8.387 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.516     ;
; 8.387 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.516     ;
; 8.388 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 11.490     ;
; 8.393 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 11.492     ;
; 8.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 11.494     ;
; 8.395 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[10]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.499     ;
; 8.396 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 11.482     ;
; 8.417 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 11.474     ;
; 8.420 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 11.469     ;
; 8.421 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.452     ;
; 8.427 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[14] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 11.453     ;
; 8.430 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[7]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.112     ; 11.456     ;
; 8.435 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 11.440     ;
; 8.458 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 11.415     ;
; 8.460 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.434     ;
; 8.461 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.435     ;
; 8.461 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.433     ;
; 8.461 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 11.433     ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.030 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.874      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.732      ;
; 16.195 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.393      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.200 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.706      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.225 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.681      ;
; 16.334 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.256      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.424 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.482      ;
; 16.428 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.162      ;
; 16.435 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.155      ;
; 16.437 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.153      ;
; 16.460 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.130      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.475 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.429      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.495 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.411      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.507 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.399      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.580 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.324      ;
; 16.629 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 1.959      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.636 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.268      ;
; 16.639 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.269      ;
; 16.639 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.269      ;
; 16.639 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.269      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 33.689 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.928      ;
; 33.690 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.927      ;
; 33.700 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.917      ;
; 33.962 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.655      ;
; 33.962 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.655      ;
; 33.962 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.655      ;
; 33.962 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.655      ;
; 33.962 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.655      ;
; 34.016 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.601      ;
; 34.045 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.572      ;
; 34.046 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.571      ;
; 34.273 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.348      ;
; 34.273 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.348      ;
; 34.365 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 5.252      ;
; 34.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.253      ;
; 34.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.253      ;
; 34.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.253      ;
; 34.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.253      ;
; 34.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.253      ;
; 34.552 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 5.069      ;
; 34.605 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.086     ; 5.347      ;
; 34.758 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.385     ; 4.855      ;
; 34.808 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.801      ;
; 34.824 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.785      ;
; 34.841 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.768      ;
; 34.856 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.761      ;
; 34.858 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.759      ;
; 34.860 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.377     ; 4.761      ;
; 34.862 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.747      ;
; 34.864 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.745      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.746      ;
; 34.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.716      ;
; 34.902 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.715      ;
; 34.906 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.703      ;
; 34.923 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.694      ;
; 34.925 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.692      ;
; 34.969 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.648      ;
; 34.987 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.630      ;
; 35.010 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.607      ;
; 35.020 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.589      ;
; 35.022 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.587      ;
; 35.039 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.570      ;
; 35.060 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.549      ;
; 35.072 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.545      ;
; 35.100 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.381     ; 4.517      ;
; 35.273 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.336      ;
; 35.329 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.389     ; 4.280      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.715 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.193      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.739 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.169      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.767 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.141      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.904 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 4.004      ;
; 35.955 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 3.953      ;
; 35.955 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 3.953      ;
; 35.955 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 3.953      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.757      ;
; 46.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.666      ;
; 46.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 3.189      ;
; 46.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.050      ;
; 46.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.948      ;
; 47.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.902      ;
; 47.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.881      ;
; 47.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.822      ;
; 47.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.791      ;
; 47.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.782      ;
; 47.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.739      ;
; 47.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.686      ;
; 47.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.578      ;
; 47.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 2.566      ;
; 47.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.481      ;
; 47.638 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.287      ;
; 48.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 1.833      ;
; 48.995 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 0.931      ;
; 94.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.390      ;
; 94.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.384      ;
; 94.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.382      ;
; 94.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.381      ;
; 94.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.379      ;
; 94.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.312      ;
; 94.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.312      ;
; 94.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.312      ;
; 94.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.334      ;
; 94.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.331      ;
; 94.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.243      ;
; 94.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.235      ;
; 94.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.233      ;
; 94.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.232      ;
; 94.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.229      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.197      ;
; 94.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.189      ;
; 94.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.187      ;
; 94.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.186      ;
; 94.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.192      ;
; 94.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.183      ;
; 94.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.186      ;
; 94.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.174      ;
; 94.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.173      ;
; 94.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.172      ;
; 94.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.160      ;
; 94.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.158      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.146      ;
; 94.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.125      ;
; 94.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.125      ;
; 94.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.125      ;
; 94.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.140      ;
; 94.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.079      ;
; 94.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.079      ;
; 94.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.079      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.026      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.026      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.024      ;
; 94.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.010      ;
; 94.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.008      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.980      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.980      ;
; 94.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.978      ;
; 94.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.964      ;
; 94.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.962      ;
; 95.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.536      ;
; 95.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.536      ;
; 95.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.536      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.480      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.480      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.480      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.480      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.480      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.421      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.421      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.421      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.421      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.421      ;
; 95.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.396      ;
; 95.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.396      ;
; 95.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.396      ;
; 95.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.359      ;
; 95.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.359      ;
; 95.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.359      ;
; 95.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.350      ;
; 95.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.350      ;
; 95.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.350      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.310      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.310      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.310      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.310      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.310      ;
; 95.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.267      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.251      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.251      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.251      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.251      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.251      ;
; 95.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.240      ;
; 95.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.240      ;
; 95.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.240      ;
; 95.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.240      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.309 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.463      ; 0.994      ;
; 0.318 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.444      ; 0.984      ;
; 0.325 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 0.995      ;
; 0.327 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.004      ;
; 0.328 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.005      ;
; 0.329 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.444      ; 0.995      ;
; 0.330 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.007      ;
; 0.331 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.444      ; 0.997      ;
; 0.331 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.001      ;
; 0.334 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.002      ;
; 0.335 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.012      ;
; 0.337 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a20~porta_address_reg0                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.014      ;
; 0.337 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.008      ;
; 0.338 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.451      ; 1.011      ;
; 0.339 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.009      ;
; 0.339 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.463      ; 1.024      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.021      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.016      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.450      ; 1.017      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.022      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.456      ; 1.023      ;
; 0.346 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.023      ;
; 0.348 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.018      ;
; 0.348 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.019      ;
; 0.349 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.017      ;
; 0.349 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.019      ;
; 0.350 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.027      ;
; 0.350 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.027      ;
; 0.351 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.022      ;
; 0.352 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.029      ;
; 0.353 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.024      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.441      ; 1.021      ;
; 0.359 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[5]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.444      ; 1.025      ;
; 0.361 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.029      ;
; 0.363 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[3]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.441      ; 1.026      ;
; 0.363 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.033      ;
; 0.364 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[4]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.364 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.365 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[27]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.042      ;
; 0.365 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.042      ;
; 0.367 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.441      ; 1.030      ;
; 0.367 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.457      ; 1.046      ;
; 0.371 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.042      ;
; 0.373 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.449      ; 1.044      ;
; 0.375 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.045      ;
; 0.376 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.046      ;
; 0.376 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.053      ;
; 0.378 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[28]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.455      ; 1.055      ;
; 0.380 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.448      ; 1.050      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[5]                                                                                                          ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.440      ; 1.043      ;
; 0.381 ; nios_system:u0|nios_system_CPU:cpu|D_iw[26]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.445      ; 1.048      ;
; 0.382 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.446      ; 1.050      ;
; 0.384 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.441      ; 1.047      ;
; 0.385 ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.451      ; 1.058      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                                   ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                      ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                         ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                     ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                            ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|full_dff                           ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|full_dff                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                            ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|prev_request[1]                                                                                                                                                   ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|prev_request[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.406 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.683      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.695      ;
; 0.423 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.381      ; 1.026      ;
; 0.424 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.381      ; 1.027      ;
; 0.425 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.381      ; 1.028      ;
; 0.431 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.381      ; 1.034      ;
; 0.437 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.381      ; 1.040      ;
; 0.443 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.720      ;
; 0.451 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.728      ;
; 0.455 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.731      ;
; 0.455 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.731      ;
; 0.456 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.732      ;
; 0.458 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.734      ;
; 0.461 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.737      ;
; 0.466 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.743      ;
; 0.534 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.811      ;
; 0.546 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.822      ;
; 0.561 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.838      ;
; 0.563 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.840      ;
; 0.578 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.855      ;
; 0.584 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.861      ;
; 0.587 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.864      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.869      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.593 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.593 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.604 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.881      ;
; 0.626 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.903      ;
; 0.634 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.911      ;
; 0.635 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.912      ;
; 0.638 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.638 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.638 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.646 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.922      ;
; 0.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.923      ;
; 0.648 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.924      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.929      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.656 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.932      ;
; 0.656 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.933      ;
; 0.659 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.935      ;
; 0.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.937      ;
; 0.665 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.942      ;
; 0.665 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.942      ;
; 0.668 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.944      ;
; 0.668 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.945      ;
; 0.670 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.946      ;
; 0.672 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.948      ;
; 0.673 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.950      ;
; 0.679 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.955      ;
; 0.682 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 0.958      ;
; 0.688 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.965      ;
; 0.690 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.091      ; 0.967      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.423 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.424 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.702      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.705      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.708      ;
; 0.438 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.713      ;
; 0.439 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.735      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.821      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.821      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.826      ;
; 0.553 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.828      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.838      ;
; 0.563 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.838      ;
; 0.567 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.842      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.842      ;
; 0.569 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.572 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.846      ;
; 0.574 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.848      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.858      ;
; 0.583 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.859      ;
; 0.584 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.859      ;
; 0.592 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.867      ;
; 0.593 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.868      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.870      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.870      ;
; 0.597 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.872      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.872      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.440 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.634 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.654 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.932      ;
; 0.656 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.659 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.937      ;
; 0.661 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.939      ;
; 0.951 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.229      ;
; 0.952 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.230      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.243      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.970 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.248      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.973 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.255      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.260      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 0.986 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.264      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.269      ;
; 1.072 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.350      ;
; 1.073 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.351      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.356      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.370      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.095 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.375      ;
; 1.096 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.374      ;
; 1.099 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.381      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.386      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.390      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.388      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.395      ;
; 1.198 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.476      ;
; 1.199 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.477      ;
; 1.203 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.481      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.216 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.496      ;
; 1.217 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.495      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.498      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.220 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.498      ;
; 1.221 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.501      ;
; 1.222 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.500      ;
; 1.223 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.503      ;
; 1.227 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.507      ;
; 1.228 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.508      ;
; 1.231 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.509      ;
; 1.232 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.512      ;
; 1.233 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.513      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.516      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.514      ;
; 1.241 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.521      ;
; 1.295 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.573      ;
; 1.324 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.602      ;
; 1.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.617      ;
; 1.339 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.617      ;
; 1.341 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.619      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 12.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 7.630      ;
; 12.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 7.630      ;
; 12.245 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[6]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 7.630      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 7.213      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.648 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 7.220      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.649 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 7.213      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.669 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.083     ; 7.246      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_valid                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.110     ; 7.218      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_hi_imm16                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.110     ; 7.218      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[12]                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 7.220      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[7]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 7.217      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[10]                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 7.220      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[9]                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 7.220      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[10]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 7.221      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[9]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 7.221      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[4]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[14]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 7.217      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[20]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[19]                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[17]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[17]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 7.217      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[18]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[18]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 7.227      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[16]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 7.226      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[19]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 7.227      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[19]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 7.226      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[20]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 7.228      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[21]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 7.211      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[25]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 7.211      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[22]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 7.228      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[23]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.100     ; 7.228      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.110     ; 7.218      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[24]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 7.227      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[24]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[25]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[26]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 7.213      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 7.222      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[26]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 7.217      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.110     ; 7.218      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[27]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 7.217      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[16]                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 7.220      ;
; 12.670 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[19]                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 7.220      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.907      ;
; 48.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.907      ;
; 48.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.411      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 2.243      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.184      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.160      ;
; 97.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.084      ;
; 97.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.084      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 1.943      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.924      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.866      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.866      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.866      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.866      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 1.866      ;
; 98.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.873      ;
; 98.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.873      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.583      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.558      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.556      ;
; 98.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.456      ;
; 98.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.456      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.305      ;
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.305      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.156  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.431      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.167  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.443      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.455      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.736      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.736      ;
; 1.464  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.728      ;
; 1.464  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.728      ;
; 1.464  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.728      ;
; 1.464  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.728      ;
; 1.464  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.728      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.500  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.781      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.529  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.792      ;
; 1.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.955      ;
; 1.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.955      ;
; 1.757  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.027      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.792  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.031      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.086      ;
; 50.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.098      ; 1.267      ;
; 51.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.090      ; 1.757      ;
; 51.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.090      ; 1.757      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.214 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.559      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.149      ; 5.550      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.149      ; 5.550      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.150      ; 5.551      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.155      ; 5.556      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.154      ; 5.555      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.215 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.159      ; 5.560      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[4]                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[104]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[106]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[107]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[108]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[109]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[110]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[117]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_SECOND_WORD                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[55]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[23]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[119]                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[87]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[119]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[55]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[87]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[23]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[121]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[89]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[122]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[59]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[27]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[123]                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.117      ; 5.519      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[123]                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[91]                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
; 5.216 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[123]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.116      ; 5.518      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[125]                                                                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[29]                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[61]                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[66]                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[93]                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[125]                                                                                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[29]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                                                                                     ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[34]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[3]                                                                                                                     ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[61]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[67]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[93]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[98]                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                                ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                                ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                                                                                                                                ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[11]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[12]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[13]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[14]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[27]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[28]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[29]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|E_src2[30]                                                                                                                                                                                                                                    ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[3]                                                                                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|R_wr_dst_reg                                                                                                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[20] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[21] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[25] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[26] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[34] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[35] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                     ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                     ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonRd                                                                                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonRd1                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonWr                                                                                                                   ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_RGB_Resampler:pixel_rgb_resampler|stream_out_endofpacket                                                                                                                                                                                        ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                                                            ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                                                           ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|full_dff                                                                                 ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[20]                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                                                  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                                                             ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                                                     ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[1]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[2]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[3]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[5]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[7]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                                                         ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[20]                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                                                               ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                                                                                 ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                                                               ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10]                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11]                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]                                                  ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]                                                  ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]                                                  ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                                                                             ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                                                                            ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                                                                            ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                                                                            ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                                                                             ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                                                                             ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                                                                             ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[104]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[106]                                                                 ;
; 9.620 ; 9.840        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[107]                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.629  ; 9.817        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 9.961  ; 10.181       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.217 ; 10.217       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                               ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.151  ; 2.218  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.327  ; 5.410  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452  ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373  ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383  ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406  ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394  ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414  ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380  ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409  ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383  ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413  ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391  ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401  ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391  ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399  ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399  ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414  ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444  ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447  ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448  ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442  ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442  ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452  ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.072  ; 6.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.962  ; 6.528  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.986  ; 6.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.620  ; 6.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.699  ; 6.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.828  ; 6.368  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.530  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.695  ; 6.182  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.193  ; 5.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.361  ; 5.831  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.496  ; 5.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.041  ; 6.538  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.821  ; 6.367  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.072  ; 6.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.831  ; 6.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.557  ; 6.086  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.627  ; 6.176  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.588  ; 6.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.752  ; 6.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.436  ; 5.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.252  ; 5.757  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.702  ; 5.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.143  ; 5.650  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.350  ; 5.788  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.086  ; 5.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.503  ; 6.006  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.309  ; 5.778  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.501  ; 6.027  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.118  ; 5.615  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.025  ; 5.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.760  ; 6.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.521  ; 6.034  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.421  ; 5.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 10.147 ; 10.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.373  ; 6.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.373  ; 6.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.044  ; 0.960  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.343  ; 0.259  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.670 ; -0.849 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.679 ; -0.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.689 ; -0.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.699 ; -0.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.707 ; -0.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.724 ; -0.903 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.697 ; -0.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.879 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.693 ; -0.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.761 ; -0.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.765 ; -0.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.770 ; -0.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.842 ; -4.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.053 ; -5.602 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.075 ; -5.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.724 ; -5.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.801 ; -5.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.923 ; -5.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.635 ; -5.171 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.796 ; -5.269 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.315 ; -4.819 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.475 ; -4.933 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.607 ; -5.088 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -5.129 ; -5.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.917 ; -5.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -5.159 ; -5.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.927 ; -5.442 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.663 ; -5.177 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.731 ; -5.264 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.696 ; -5.228 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.852 ; -5.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.550 ; -5.030 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.372 ; -4.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -3.842 ; -4.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.266 ; -4.759 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -4.462 ; -4.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -4.215 ; -4.683 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.613 ; -5.101 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.426 ; -4.882 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.611 ; -5.122 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.246 ; -4.728 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -4.154 ; -4.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.860 ; -5.328 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.630 ; -5.128 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.534 ; -5.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.460 ; -4.973 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -5.423 ; -5.983 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -5.423 ; -5.983 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.814 ; 14.551 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.654  ; 9.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.182  ; 7.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.924  ; 5.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.677  ; 5.534  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.405  ; 5.254  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.391  ; 6.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.230  ; 5.137  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.912  ; 4.829  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.857  ; 5.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.269  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.282  ; 6.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.633  ; 7.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.675  ; 6.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.909  ; 6.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.019  ; 7.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.464  ; 5.484  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.654  ; 9.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.574  ; 5.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.359  ; 5.217  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.563  ; 5.508  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.019  ; 7.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.834  ; 5.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.845  ; 6.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.907  ; 7.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.885  ; 6.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 8.019  ; 7.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.611  ; 6.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.109  ; 5.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.909  ; 4.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.206  ; 6.770  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 6.147  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.945  ; 5.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.817  ; 5.718  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.996  ; 5.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.928  ; 5.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.766  ; 5.662  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.013  ; 5.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.850  ; 5.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.066  ; 5.038  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.260  ; 5.183  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.258  ; 5.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.220  ; 5.100  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.311  ; 5.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.336  ; 6.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.158  ; 5.037  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.833  ; 5.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.894  ; 5.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.191  ; 5.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.157  ; 5.040  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.440  ; 5.312  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.237  ; 5.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.625  ; 5.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.689  ; 5.574  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.330  ; 7.344  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 6.121  ; 6.167  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 8.669  ; 9.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 8.669  ; 9.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.687  ; 6.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.753  ; 7.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.970  ; 5.911  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.661  ; 6.439  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 6.083  ; 5.987  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 6.534  ; 6.372  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.661  ; 6.439  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.048  ; 5.942  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.130  ; 6.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.184  ; 6.090  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.437 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.537 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 28.891 ; 28.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.817 ; 26.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.864 ; 27.700 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.891 ; 28.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.850 ; 27.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.514 ; 27.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.991 ; 25.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 28.486 ; 28.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 28.538 ; 28.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.294 ; 26.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.386 ; 28.321 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.132 ; 27.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 28.386 ; 28.321 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 28.261 ; 27.994 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.100 ; 26.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.923 ; 25.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.644 ; 26.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.915 ; 25.964 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.643 ; 25.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.105 ; 26.963 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.146 ; 27.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.595 ; 25.560 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.619 ; 26.464 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 28.146 ; 27.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.681 ; 25.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.945 ; 26.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.547 ; 26.536 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.724 ; 26.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.316 ; 26.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.686 ; 26.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.856 ; 12.591 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.047  ; 2.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.981  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.021  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.070  ; 4.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.043  ; 2.925  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.013  ; 2.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.995  ; 2.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.971  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.976  ; 2.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.078  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.984  ; 2.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.974  ; 2.856  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.988  ; 2.870  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.061  ; 2.943  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.057  ; 2.939  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.033  ; 2.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.006  ; 2.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.262  ; 4.178  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 7.400  ; 7.098  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.233  ; 5.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.996  ; 4.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 4.735  ; 4.586  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.682  ; 5.544  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.567  ; 4.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.262  ; 4.178  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.169  ; 5.121  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.565  ; 5.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.577  ; 5.369  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 6.957  ; 6.563  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.954  ; 5.869  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.179  ; 5.995  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.245  ; 6.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 4.791  ; 4.806  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.897  ; 8.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.897  ; 4.726  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 4.690  ; 4.550  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 4.887  ; 4.830  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.260  ; 4.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.149  ; 5.093  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.117  ; 5.972  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.137  ; 6.951  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.156  ; 5.928  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 7.245  ; 7.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.893  ; 5.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.412  ; 5.300  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.260  ; 4.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.548  ; 6.112  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.449  ; 5.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.254  ; 5.137  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.131  ; 5.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.303  ; 5.183  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.239  ; 5.201  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.083  ; 4.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.320  ; 5.284  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.165  ; 5.072  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.410  ; 4.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.597  ; 4.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.594  ; 4.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.558  ; 4.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.645  ; 4.495  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.672  ; 6.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.497  ; 4.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.146  ; 4.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.203  ; 5.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.530  ; 4.463  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.498  ; 4.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.769  ; 4.642  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.574  ; 4.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.948  ; 4.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.009  ; 4.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.305  ; 6.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.418  ; 5.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.865  ; 8.235  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.865  ; 8.235  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 5.966  ; 5.796  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 6.990  ; 6.697  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.279  ; 5.218  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 5.352  ; 5.246  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.386  ; 5.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.820  ; 5.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.942  ; 5.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.352  ; 5.246  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.518  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.432  ; 5.345  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.484  ; 5.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.292  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.904 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.004 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.299 ; 25.257 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.091 ; 26.032 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.096 ; 26.936 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.084 ; 27.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.083 ; 26.973 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.759 ; 26.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.299 ; 25.257 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.692 ; 27.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.743 ; 27.594 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.587 ; 25.598 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.964 ; 24.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.352 ; 27.102 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.597 ; 27.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.477 ; 27.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.362 ; 26.179 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.234 ; 25.191 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.925 ; 25.835 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.226 ; 25.269 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.964 ; 24.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.368 ; 26.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.919 ; 24.881 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.919 ; 24.881 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.901 ; 25.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.367 ; 27.116 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.000 ; 24.979 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.214 ; 26.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.832 ; 25.817 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.003 ; 25.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.610 ; 25.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.968 ; 25.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.303 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.380  ; 3.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.486  ; 5.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.400  ; 3.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.396  ; 3.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 13.986 ; 13.833 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 17.777 ; 17.624 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 15.848 ; 15.695 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 17.353 ; 17.200 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 16.392 ; 16.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 16.260 ; 16.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 16.020 ; 15.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 16.020 ; 15.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 13.986 ; 13.833 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 16.565 ; 16.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 15.014 ; 14.861 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 15.937 ; 15.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 15.937 ; 15.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 15.496 ; 15.343 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 16.295 ; 16.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 15.973 ; 15.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 16.772 ; 16.619 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 14.849 ; 14.696 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 15.562 ; 15.409 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 14.588 ; 14.435 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 14.644 ; 14.491 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 14.360 ; 14.207 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 14.817 ; 14.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 16.691 ; 16.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 14.360 ; 14.207 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 14.541 ; 14.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 14.068 ; 13.915 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 14.068 ; 13.915 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 14.746 ; 14.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 14.765 ; 14.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 14.765 ; 14.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 15.473 ; 15.320 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 15.473 ; 15.320 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.360  ; 7.207  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 10.165 ; 10.012 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 10.165 ; 10.012 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.874  ; 2.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.874  ; 2.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.873  ; 2.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.873  ; 2.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.860  ; 2.707  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.489  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.862  ; 2.709  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.862  ; 2.709  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.879  ; 2.726  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.875  ; 2.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.701  ; 6.548  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 10.341 ; 10.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 8.489  ; 8.336  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 9.934  ; 9.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 9.012  ; 8.859  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 8.884  ; 8.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 8.654  ; 8.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 8.654  ; 8.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.701  ; 6.548  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.372  ; 8.896  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.799  ; 7.646  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 8.685  ; 8.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 8.685  ; 8.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 8.261  ; 8.108  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 9.028  ; 8.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.720  ; 8.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 9.487  ; 9.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.546  ; 7.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 8.231  ; 8.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 7.296  ; 7.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.350  ; 7.197  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 7.077  ; 6.924  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.516  ; 7.363  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 9.399  ; 8.923  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 7.077  ; 6.924  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.244  ; 7.091  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.790  ; 6.637  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.790  ; 6.637  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.440  ; 7.287  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.459  ; 7.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.459  ; 7.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 8.139  ; 7.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 8.139  ; 7.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.246  ; 6.093  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.773  ; 8.620  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.773  ; 8.620  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.253     ; 3.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.036     ; 5.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.273     ; 3.426     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.269     ; 3.422     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 13.652    ; 13.805    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 17.258    ; 17.411    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 15.619    ; 15.772    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 16.819    ; 16.972    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 15.966    ; 16.119    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 15.957    ; 16.110    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 15.561    ; 15.714    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 15.561    ; 15.714    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 13.652    ; 13.805    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 15.840    ; 16.316    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 14.575    ; 14.728    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 15.506    ; 15.659    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 15.506    ; 15.659    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 15.103    ; 15.256    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 15.836    ; 15.989    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 15.543    ; 15.696    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 16.277    ; 16.430    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 14.469    ; 14.622    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 15.149    ; 15.302    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 14.221    ; 14.374    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 14.274    ; 14.427    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 13.994    ; 14.147    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 14.392    ; 14.545    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 16.001    ; 16.477    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 13.994    ; 14.147    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 14.177    ; 14.330    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 13.741    ; 13.894    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 13.741    ; 13.894    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 14.440    ; 14.593    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 14.462    ; 14.615    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 14.462    ; 14.615    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 15.102    ; 15.255    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 15.102    ; 15.255    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.181     ; 7.334     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 9.947     ; 10.100    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 9.947     ; 10.100    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.731     ; 2.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.513     ; 4.989     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.750     ; 2.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.746     ; 2.899     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.414     ; 6.567     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 9.876     ; 10.029    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 8.303     ; 8.456     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 9.455     ; 9.608     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 8.636     ; 8.789     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 8.628     ; 8.781     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 8.247     ; 8.400     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 8.247     ; 8.400     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.414     ; 6.567     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.722     ; 9.198     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.436     ; 7.589     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 8.330     ; 8.483     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 8.330     ; 8.483     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.943     ; 8.096     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 8.646     ; 8.799     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.365     ; 8.518     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 9.070     ; 9.223     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.229     ; 7.382     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.881     ; 8.034     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.990     ; 7.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.041     ; 7.194     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.773     ; 6.926     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.155     ; 7.308     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.770     ; 9.246     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.773     ; 6.926     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.942     ; 7.095     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.523     ; 6.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.523     ; 6.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.194     ; 7.347     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.215     ; 7.368     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.215     ; 7.368     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.830     ; 7.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.830     ; 7.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.030     ; 6.183     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.601     ; 8.754     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.601     ; 8.754     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.238 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.114       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.127       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.117       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.952       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.546       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.980       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.547       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.003                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.002       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.876       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.012                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.763       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.194                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.805       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.264       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.540                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.122       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.980       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.438       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.687                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.952       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.612       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.192                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.122       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.946       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.645                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.680       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.931       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.034       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.709                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.550       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.034       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.745                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.587       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.034       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.796                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.519       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.152       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.874                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.944       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.896       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.034       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.082                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.975       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.955       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.152       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.391                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.977       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.262       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.152       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.529                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.002       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.375       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.152       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.091                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.122       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.969       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.377                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.124       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.253       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 84.74 MHz  ; 84.74 MHz       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;                                                               ;
; 141.16 MHz ; 141.16 MHz      ; altera_reserved_tck                                   ;                                                               ;
; 174.89 MHz ; 174.89 MHz      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;                                                               ;
; 273.97 MHz ; 250.0 MHz       ; CLOCK_50                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8.199  ; 0.000         ;
; CLOCK_50                                              ; 16.350 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 34.282 ; 0.000         ;
; altera_reserved_tck                                   ; 46.458 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.315 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.344 ; 0.000         ;
; altera_reserved_tck                                   ; 0.346 ; 0.000         ;
; CLOCK_50                                              ; 0.372 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 12.913 ; 0.000         ;
; altera_reserved_tck                                   ; 48.205 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.938 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 4.673 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.624  ; 0.000         ;
; CLOCK_50                                              ; 9.625  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.630 ; 0.000         ;
; altera_reserved_tck                                   ; 49.749 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.199 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.720     ;
; 8.482 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.437     ;
; 8.527 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.370     ;
; 8.584 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.335     ;
; 8.657 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 11.255     ;
; 8.661 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 11.251     ;
; 8.718 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.091     ; 11.190     ;
; 8.735 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 11.169     ;
; 8.767 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.152     ;
; 8.771 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 11.141     ;
; 8.795 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.091     ; 11.113     ;
; 8.807 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.112     ;
; 8.807 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.112     ;
; 8.810 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.087     ;
; 8.815 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.082     ;
; 8.842 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 11.048     ;
; 8.848 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 11.053     ;
; 8.867 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.052     ;
; 8.885 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 11.012     ;
; 8.893 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 11.026     ;
; 8.906 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.991     ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.971     ;
; 8.940 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.972     ;
; 8.944 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.968     ;
; 8.964 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.940     ;
; 8.964 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.948     ;
; 8.970 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.927     ;
; 8.990 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.907     ;
; 9.010 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.887     ;
; 9.018 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.886     ;
; 9.046 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 10.840     ;
; 9.050 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 10.869     ;
; 9.054 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.858     ;
; 9.065 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.839     ;
; 9.073 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.828     ;
; 9.085 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.816     ;
; 9.098 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.799     ;
; 9.101 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[13] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.792     ;
; 9.102 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.795     ;
; 9.103 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.091     ; 10.805     ;
; 9.121 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[16]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.783     ;
; 9.123 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 10.763     ;
; 9.135 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.762     ;
; 9.135 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.762     ;
; 9.139 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.762     ;
; 9.162 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[11]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.742     ;
; 9.164 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.729     ;
; 9.168 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.729     ;
; 9.168 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.729     ;
; 9.170 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 10.698     ;
; 9.176 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 10.743     ;
; 9.176 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 10.703     ;
; 9.178 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.723     ;
; 9.180 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.091     ; 10.728     ;
; 9.189 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.708     ;
; 9.192 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 10.727     ;
; 9.192 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 10.727     ;
; 9.209 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 10.674     ;
; 9.214 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 10.705     ;
; 9.215 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 10.679     ;
; 9.225 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.676     ;
; 9.227 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 10.663     ;
; 9.233 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.668     ;
; 9.244 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.657     ;
; 9.246 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[12]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.658     ;
; 9.247 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.657     ;
; 9.247 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.665     ;
; 9.250 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[7]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.647     ;
; 9.250 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 10.621     ;
; 9.253 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.644     ;
; 9.254 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.639     ;
; 9.259 ; nios_system:u0|nios_system_CPU:cpu|F_pc[20]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 10.639     ;
; 9.262 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 10.628     ;
; 9.265 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.647     ;
; 9.265 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.647     ;
; 9.269 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.643     ;
; 9.269 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.087     ; 10.643     ;
; 9.272 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[10]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.095     ; 10.632     ;
; 9.273 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.624     ;
; 9.273 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 10.625     ;
; 9.275 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 10.626     ;
; 9.275 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 10.608     ;
; 9.280 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 10.612     ;
; 9.281 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 10.613     ;
; 9.286 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.091     ; 10.622     ;
; 9.289 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 10.597     ;
; 9.292 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[6]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.601     ;
; 9.293 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.102     ; 10.604     ;
; 9.307 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.586     ;
; 9.314 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 10.576     ;
; 9.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[22]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.580     ;
; 9.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[23]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.580     ;
; 9.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[24]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.580     ;
; 9.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[18]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.580     ;
; 9.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[20]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.580     ;
; 9.331 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.106     ; 10.562     ;
; 9.334 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 10.552     ;
; 9.338 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[7]                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.571     ;
; 9.338 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[25]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.571     ;
; 9.338 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[8]                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 10.571     ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.350 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.563      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.492 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.424      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.500 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.416      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.525 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.391      ;
; 16.554 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.192      ;
; 16.696 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.053      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.711 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.205      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.758 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.155      ;
; 16.771 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.978      ;
; 16.777 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.972      ;
; 16.781 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.968      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.787 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.129      ;
; 16.796 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.953      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.797 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.119      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.877 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.036      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.925 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.988      ;
; 16.939 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.980      ;
; 16.939 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.980      ;
; 16.939 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.980      ;
; 16.939 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.980      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.282 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.380      ;
; 34.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.379      ;
; 34.293 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.369      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.152      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.152      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.152      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.152      ;
; 34.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.152      ;
; 34.573 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.089      ;
; 34.600 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.062      ;
; 34.602 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 5.060      ;
; 34.790 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.876      ;
; 34.790 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.876      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.795      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.795      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.795      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.795      ;
; 34.871 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.795      ;
; 34.886 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.776      ;
; 35.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.611      ;
; 35.110 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 4.843      ;
; 35.216 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.340     ; 4.443      ;
; 35.304 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.345     ; 4.350      ;
; 35.307 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.355      ;
; 35.307 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.355      ;
; 35.319 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.345     ; 4.335      ;
; 35.323 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.332      ;
; 35.325 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.337      ;
; 35.328 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.345     ; 4.326      ;
; 35.329 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.333     ; 4.337      ;
; 35.353 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.308      ;
; 35.357 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.298      ;
; 35.360 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.302      ;
; 35.362 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.345     ; 4.292      ;
; 35.371 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.290      ;
; 35.376 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.285      ;
; 35.410 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.252      ;
; 35.443 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.218      ;
; 35.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.337     ; 4.212      ;
; 35.459 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.196      ;
; 35.461 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.194      ;
; 35.480 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.175      ;
; 35.498 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 4.157      ;
; 35.512 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.149      ;
; 35.537 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.338     ; 4.124      ;
; 35.691 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.344     ; 3.964      ;
; 35.750 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.345     ; 3.904      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.106 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.812      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.796      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.749      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.746      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.629      ;
; 36.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.628      ;
; 36.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.628      ;
; 36.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 3.628      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 3.457      ;
; 46.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.410      ;
; 46.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.941      ;
; 47.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.787      ;
; 47.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.712      ;
; 47.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.682      ;
; 47.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.682      ;
; 47.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.609      ;
; 47.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.538      ;
; 47.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.527      ;
; 47.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.501      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.490      ;
; 47.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.354      ;
; 47.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 2.346      ;
; 47.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.266      ;
; 47.828 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.095      ;
; 48.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.682      ;
; 49.096 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 0.835      ;
; 94.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.924      ;
; 94.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.916      ;
; 94.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.914      ;
; 94.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.913      ;
; 94.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.911      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.877      ;
; 95.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.874      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.844      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.844      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.844      ;
; 95.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.763      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.760      ;
; 95.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.758      ;
; 95.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.740      ;
; 95.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.740      ;
; 95.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.737      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.731      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.725      ;
; 95.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.724      ;
; 95.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.723      ;
; 95.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.722      ;
; 95.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.721      ;
; 95.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.720      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.720      ;
; 95.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.718      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.695      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.695      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.695      ;
; 95.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.682      ;
; 95.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.680      ;
; 95.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.657      ;
; 95.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.657      ;
; 95.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.657      ;
; 95.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.576      ;
; 95.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.575      ;
; 95.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.561      ;
; 95.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.559      ;
; 95.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.538      ;
; 95.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.537      ;
; 95.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.536      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.523      ;
; 95.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.521      ;
; 95.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.197      ;
; 95.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.197      ;
; 95.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.197      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.076      ;
; 95.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.076      ;
; 95.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.076      ;
; 95.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.076      ;
; 95.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.076      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.013      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.013      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.013      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.012      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.012      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.012      ;
; 95.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.970      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.970      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.970      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.949      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.949      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.949      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.949      ;
; 95.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.949      ;
; 96.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.909      ;
; 96.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.882      ;
; 96.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.882      ;
; 96.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.882      ;
; 96.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.882      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.315 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.412      ; 0.928      ;
; 0.317 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.916      ;
; 0.322 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.925      ;
; 0.326 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.925      ;
; 0.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.936      ;
; 0.329 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.932      ;
; 0.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.936      ;
; 0.331 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.398      ; 0.930      ;
; 0.332 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.939      ;
; 0.333 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.399      ; 0.933      ;
; 0.334 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.941      ;
; 0.334 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.937      ;
; 0.336 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.939      ;
; 0.338 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a20~porta_address_reg0                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.945      ;
; 0.338 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.941      ;
; 0.341 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.944      ;
; 0.341 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.948      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.946      ;
; 0.343 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.412      ; 0.956      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|low_addressa[0]                    ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|low_addressa[0]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                      ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                         ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                           ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                         ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                       ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                         ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|usedw_is_0_dff                     ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|usedw_is_0_dff                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                     ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                            ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|full_dff                           ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|full_dff                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                             ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.402      ; 0.947      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.401      ; 0.946      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                              ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                              ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                              ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN           ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg          ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                          ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                    ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                    ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                                       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[16]                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                          ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|clear_screen                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                           ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                           ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                            ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                           ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.406      ; 0.952      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.366 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.618      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.636      ;
; 0.385 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.637      ;
; 0.400 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.653      ;
; 0.404 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.657      ;
; 0.410 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.663      ;
; 0.410 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.663      ;
; 0.411 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.664      ;
; 0.413 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.666      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.418 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.337      ; 0.956      ;
; 0.419 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.337      ; 0.957      ;
; 0.421 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.674      ;
; 0.421 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.337      ; 0.959      ;
; 0.424 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.337      ; 0.962      ;
; 0.429 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.337      ; 0.967      ;
; 0.484 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.737      ;
; 0.499 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.752      ;
; 0.511 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.764      ;
; 0.512 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.765      ;
; 0.524 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.777      ;
; 0.533 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.786      ;
; 0.534 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.787      ;
; 0.540 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.542 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.561 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.813      ;
; 0.573 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.826      ;
; 0.578 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.831      ;
; 0.579 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.832      ;
; 0.582 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.835      ;
; 0.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.836      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.838      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.843      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.845      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.845      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.597 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.598 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.599 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.852      ;
; 0.599 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.852      ;
; 0.602 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.854      ;
; 0.602 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.854      ;
; 0.605 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.857      ;
; 0.606 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.859      ;
; 0.606 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.859      ;
; 0.610 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.862      ;
; 0.613 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.865      ;
; 0.613 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.866      ;
; 0.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 0.867      ;
; 0.616 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.869      ;
; 0.619 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.872      ;
; 0.623 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.876      ;
; 0.632 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.885      ;
; 0.634 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.082      ; 0.887      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.349 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.627      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.628      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.633      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.385 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.638      ;
; 0.387 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.639      ;
; 0.389 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.639      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.650      ;
; 0.402 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.403 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.753      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.753      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.757      ;
; 0.509 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.759      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.765      ;
; 0.515 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.765      ;
; 0.519 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.768      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.770      ;
; 0.520 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.771      ;
; 0.525 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.774      ;
; 0.530 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.781      ;
; 0.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.782      ;
; 0.531 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.780      ;
; 0.538 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.789      ;
; 0.541 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.791      ;
; 0.542 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.792      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.546 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.626      ;
; 0.387 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.840      ;
; 0.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.850      ;
; 0.599 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.853      ;
; 0.600 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.854      ;
; 0.601 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.855      ;
; 0.605 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.859      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.869 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.123      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.872 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.126      ;
; 0.874 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.128      ;
; 0.877 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.134      ;
; 0.879 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.133      ;
; 0.879 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.133      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.883 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.137      ;
; 0.884 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.138      ;
; 0.886 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.140      ;
; 0.886 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.140      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.145      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.895 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.149      ;
; 0.899 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.153      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.222      ;
; 0.976 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.230      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.239      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.236      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.244      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.241      ;
; 0.989 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.243      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.250      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.247      ;
; 0.994 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.248      ;
; 0.995 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.252      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.005 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.259      ;
; 1.006 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.263      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.331      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.332      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.349      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.346      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.097 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.354      ;
; 1.098 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.360      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.357      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.358      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.108 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.365      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.369      ;
; 1.116 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.373      ;
; 1.187 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.441      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.454      ;
; 1.200 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.454      ;
; 1.201 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.455      ;
; 1.202 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.459      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 12.913 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 6.971      ;
; 12.913 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 6.971      ;
; 12.913 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[6]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.115     ; 6.971      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 6.598      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.285 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.590      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.622      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.078     ; 6.618      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.614      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.614      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 6.608      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[9]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 6.606      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:onchip_memory_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.614      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.614      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.614      ;
; 13.303 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[6]                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.094     ; 6.602      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 1.712      ;
; 48.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 1.712      ;
; 48.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.274      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.016      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.963      ;
; 97.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.989      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.750      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.732      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.680      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.680      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.680      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.680      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.680      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.685      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.685      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.426      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.402      ;
; 98.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.306      ;
; 98.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.306      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.189      ;
; 0.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.189      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.307      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.309      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.330      ;
; 1.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.593      ;
; 1.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.593      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.587      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.587      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.587      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.587      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.587      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.414  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.650      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.795      ;
; 1.540  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.795      ;
; 1.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.824      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.870      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 1.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.921      ;
; 50.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.077      ; 1.146      ;
; 51.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.074      ; 1.613      ;
; 51.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.074      ; 1.613      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.134      ; 4.978      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.134      ; 4.978      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.135      ; 4.979      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.673 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.984      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.919      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.919      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.919      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.919      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[14]                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[30]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[15]                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[31]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[2]                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[11]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[13]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[6]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[3]                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[19]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[5]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[12]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.140      ; 4.985      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[4]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[3]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[3]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[1]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[0]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.144      ; 4.989      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[15]                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[2]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.071      ; 4.916      ;
; 4.674 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.087      ; 4.932      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[2]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 4.941      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.095      ; 4.941      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[49]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[50]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[51]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[52]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.920      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.920      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.920      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.074      ; 4.920      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[11]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.083      ; 4.929      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[80]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[81]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
; 4.675 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[82]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.082      ; 4.928      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[0] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[1] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[2] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[3] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[4] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[5] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen|shift_register[6] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[10]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[11]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[12]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[13]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[14]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[15]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[39]                                       ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12]                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13]                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14]                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15]                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                           ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                         ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DEASSERT                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_AWAIT_USER_COMMAND                                        ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_PERIODIC_STATUS_CHECK                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[13]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[14]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[15]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[16]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[17]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[18]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[19]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[20]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[21]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[22]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[23]                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21]                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[22]                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[23]                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[30]                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[31]                                     ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]                                      ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[31]                                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.625  ; 9.811        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.971  ; 10.189       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                     ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                               ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                          ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.269 ; 2.275 ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.264 ; 5.264 ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.174 ; 1.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.208 ; 1.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.196 ; 1.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.182 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.209 ; 1.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.214 ; 1.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.202 ; 1.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.158 ; 1.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.178 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.246 ; 1.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.218 ; 1.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.248 ; 1.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.250 ; 1.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 5.352 ; 5.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.257 ; 5.674 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.275 ; 5.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 4.931 ; 5.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.003 ; 5.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.132 ; 5.532 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 4.846 ; 5.269 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.010 ; 5.363 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.535 ; 4.947 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.695 ; 5.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.818 ; 5.199 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.330 ; 5.675 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.120 ; 5.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.352 ; 5.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.127 ; 5.528 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 4.870 ; 5.284 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 4.940 ; 5.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.908 ; 5.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.061 ; 5.405 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.772 ; 5.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.584 ; 4.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.068 ; 4.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.483 ; 4.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.670 ; 5.006 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.438 ; 4.809 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.820 ; 5.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.640 ; 4.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.823 ; 5.220 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.462 ; 4.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.379 ; 4.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.066 ; 5.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.831 ; 5.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.751 ; 5.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.018 ; 9.394 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.649 ; 6.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.649 ; 6.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.783  ; 0.729  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.086  ; 0.032  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.560 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.582 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.567 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.575 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.588 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.544 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.564 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.631 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.605 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.634 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.636 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.640 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.302 ; -3.681 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -4.444 ; -4.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -4.459 ; -4.893 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.131 ; -4.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.201 ; -4.615 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.323 ; -4.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.046 ; -4.459 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.205 ; -4.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -3.752 ; -4.155 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -3.903 ; -4.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.024 ; -4.396 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.514 ; -4.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.313 ; -4.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.535 ; -4.950 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.319 ; -4.710 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.072 ; -4.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.139 ; -4.553 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.110 ; -4.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.256 ; -4.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -3.980 ; -4.335 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -3.799 ; -4.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -3.302 ; -3.681 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -3.700 ; -4.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -3.878 ; -4.207 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -3.660 ; -4.023 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.026 ; -4.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -3.851 ; -4.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.028 ; -4.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -3.683 ; -4.063 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -3.603 ; -3.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.263 ; -4.609 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.036 ; -4.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -3.959 ; -4.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -3.885 ; -4.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.796 ; -5.177 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.796 ; -5.177 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.818 ; 13.228 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.302  ; 3.194  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.276  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.241  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.253  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.247  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.240  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.230  ; 3.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.224  ; 3.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.244  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.317  ; 3.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.312  ; 3.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.288  ; 3.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.262  ; 3.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 8.868  ; 8.340  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 7.619  ; 7.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.508  ; 5.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.285  ; 5.071  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.032  ; 4.819  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.945  ; 5.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.865  ; 4.718  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.568  ; 4.442  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.454  ; 5.319  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.823  ; 5.622  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.849  ; 5.551  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 6.985  ; 6.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.204  ; 6.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.432  ; 6.129  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 7.475  ; 6.984  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.091  ; 5.032  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.868  ; 8.340  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.190  ; 4.945  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 4.983  ; 4.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.181  ; 5.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 7.467  ; 7.258  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.437  ; 5.292  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.376  ; 6.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.364  ; 7.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.420  ; 6.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 7.467  ; 7.258  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.149  ; 5.844  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.683  ; 5.496  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.566  ; 4.431  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.592  ; 6.067  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.727  ; 5.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.539  ; 5.330  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.418  ; 5.236  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.584  ; 5.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.531  ; 5.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.375  ; 5.186  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.599  ; 5.479  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.447  ; 5.280  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.718  ; 4.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.902  ; 4.761  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.900  ; 4.740  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.853  ; 4.689  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.946  ; 4.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.708  ; 6.208  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.797  ; 4.630  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.426  ; 5.177  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.486  ; 5.218  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.833  ; 4.694  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.795  ; 4.634  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.059  ; 4.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.876  ; 4.716  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.241  ; 5.102  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.313  ; 5.104  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.819  ; 6.689  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.583  ; 5.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.888  ; 8.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.888  ; 8.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.227  ; 5.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.214  ; 6.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.551  ; 5.403  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.198  ; 5.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.655  ; 5.477  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 6.081  ; 5.817  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.198  ; 5.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.618  ; 5.432  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.880  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.706  ; 5.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.749  ; 5.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.645  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 28.275 ; 27.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.351 ; 26.166 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.314 ; 27.029 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.275 ; 27.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.306 ; 27.042 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.001 ; 26.836 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.576 ; 25.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.904 ; 27.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.950 ; 27.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.860 ; 25.753 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 27.798 ; 27.567 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.570 ; 27.179 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.798 ; 27.567 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.689 ; 27.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.601 ; 26.320 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.517 ; 25.380 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.184 ; 25.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.507 ; 25.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.251 ; 25.145 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.628 ; 26.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.580 ; 27.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.209 ; 25.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.157 ; 25.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.580 ; 27.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.281 ; 25.184 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.466 ; 26.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.104 ; 25.968 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.262 ; 26.042 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.879 ; 25.677 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.231 ; 26.024 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.655 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.895 ; 11.310 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.834  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.808  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.592  ; 4.142  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.810  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.830  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.782  ; 2.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.785  ; 2.678  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.765  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.601  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.762  ; 2.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.848  ; 2.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.844  ; 2.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.821  ; 2.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.794  ; 2.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 3.976  ; 3.851  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 6.905  ; 6.469  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.878  ; 4.707  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.664  ; 4.455  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 4.421  ; 4.213  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 5.298  ; 5.073  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.261  ; 4.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.976  ; 3.851  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 4.826  ; 4.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.181  ; 4.984  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.206  ; 4.916  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 6.369  ; 5.876  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.546  ; 5.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.766  ; 5.471  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.767  ; 6.292  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 4.476  ; 4.416  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.177  ; 7.652  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.573  ; 4.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 4.374  ; 4.177  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 4.564  ; 4.429  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.975  ; 3.841  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 4.812  ; 4.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.711  ; 5.446  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.660  ; 6.336  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.754  ; 5.422  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.759  ; 6.554  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.493  ; 5.195  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.046  ; 4.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 3.975  ; 3.841  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.991  ; 5.470  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.089  ; 4.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.908  ; 4.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 4.791  ; 4.613  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 4.951  ; 4.747  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 4.901  ; 4.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 4.750  ; 4.566  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 4.967  ; 4.848  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.822  ; 4.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.120  ; 4.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.298  ; 4.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.295  ; 4.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.250  ; 4.089  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.339  ; 4.126  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.102  ; 5.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.196  ; 4.032  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.800  ; 4.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.856  ; 4.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.231  ; 4.094  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.195  ; 4.036  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.448  ; 4.270  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.273  ; 4.115  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.623  ; 4.487  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.692  ; 4.488  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.883  ; 5.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.946  ; 5.097  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 7.160  ; 7.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 7.160  ; 7.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 5.568  ; 5.289  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 6.516  ; 6.114  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 4.920  ; 4.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 4.982  ; 4.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 5.019  ; 4.844  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.430  ; 5.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.542  ; 5.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 4.982  ; 4.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.363  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 5.069  ; 4.887  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.110  ; 4.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.133  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.798 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.890 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 24.945 ; 24.819 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.688 ; 25.507 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.613 ; 26.335 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.536 ; 27.123 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.605 ; 26.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.312 ; 26.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.945 ; 24.819 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.178 ; 26.819 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.224 ; 26.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.217 ; 25.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.370 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.633 ; 24.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.858 ; 26.478 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.078 ; 26.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.974 ; 26.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.929 ; 25.655 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.887 ; 24.752 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.526 ; 25.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.878 ; 24.827 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.633 ; 24.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.956 ; 25.681 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.592 ; 24.473 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.592 ; 24.473 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.501 ; 25.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.868 ; 26.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.661 ; 24.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.798 ; 25.650 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.450 ; 25.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.602 ; 25.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.234 ; 25.036 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.574 ; 25.371 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.144 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137  ; 2.992  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.927 ; 12.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 16.453 ; 16.308 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 14.669 ; 14.524 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 16.067 ; 15.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 15.160 ; 15.015 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 15.054 ; 14.909 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 14.817 ; 14.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 14.817 ; 14.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.927 ; 12.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 15.204 ; 14.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 13.880 ; 13.735 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 14.739 ; 14.594 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 14.739 ; 14.594 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 14.322 ; 14.177 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 15.066 ; 14.921 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 14.769 ; 14.624 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 15.514 ; 15.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 13.741 ; 13.596 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 14.413 ; 14.268 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 13.495 ; 13.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 13.549 ; 13.404 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 13.277 ; 13.132 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 13.704 ; 13.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 15.335 ; 14.836 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 13.277 ; 13.132 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 13.447 ; 13.302 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 13.005 ; 12.860 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 13.005 ; 12.860 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 13.630 ; 13.485 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 13.650 ; 13.505 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 13.650 ; 13.505 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 14.326 ; 14.181 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 14.326 ; 14.181 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.828  ; 6.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 9.472  ; 9.327  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 9.472  ; 9.327  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.500 ; 4.001 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.676 ; 2.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.672 ; 2.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.150 ; 6.005 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 9.535 ; 9.390 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.823 ; 7.678 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 9.165 ; 9.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 8.295 ; 8.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 8.192 ; 8.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.965 ; 7.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.965 ; 7.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.150 ; 6.005 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.513 ; 8.014 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.168 ; 7.023 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.993 ; 7.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.993 ; 7.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.593 ; 7.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 8.307 ; 8.162 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.021 ; 7.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.737 ; 8.592 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.945 ; 6.800 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.591 ; 7.446 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.709 ; 6.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.761 ; 6.616 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.500 ; 6.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.910 ; 6.765 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.549 ; 8.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.500 ; 6.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.655 ; 6.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.231 ; 6.086 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.231 ; 6.086 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.831 ; 6.686 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.850 ; 6.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.850 ; 6.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.499 ; 7.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.499 ; 7.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.811 ; 5.666 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.178 ; 8.033 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.178 ; 8.033 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.995     ; 3.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.484     ; 4.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.015     ; 3.160     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.010     ; 3.155     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.368    ; 12.513    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 15.593    ; 15.738    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 14.124    ; 14.269    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 15.195    ; 15.340    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 14.435    ; 14.580    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 14.424    ; 14.569    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 14.071    ; 14.216    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 14.071    ; 14.216    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.368    ; 12.513    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 14.219    ; 14.718    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 13.192    ; 13.337    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 14.029    ; 14.174    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 14.029    ; 14.174    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 13.671    ; 13.816    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 14.320    ; 14.465    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 14.062    ; 14.207    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 14.719    ; 14.864    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 13.101    ; 13.246    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 13.708    ; 13.853    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.880    ; 13.025    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.926    ; 13.071    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.672    ; 12.817    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 13.026    ; 13.171    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.366    ; 14.865    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.672    ; 12.817    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 12.828    ; 12.973    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 12.441    ; 12.586    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 12.441    ; 12.586    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 13.066    ; 13.211    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 13.090    ; 13.235    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 13.090    ; 13.235    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 13.657    ; 13.802    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 13.657    ; 13.802    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.542     ; 6.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 9.011     ; 9.156     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 9.011     ; 9.156     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.530     ; 2.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.018     ; 4.517     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.548     ; 2.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544     ; 2.689     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.903     ; 6.048     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 8.999     ; 9.144     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.588     ; 7.733     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 8.616     ; 8.761     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.887     ; 8.032     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.877     ; 8.022     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.538     ; 7.683     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.538     ; 7.683     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.903     ; 6.048     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.865     ; 8.364     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.819     ; 6.964     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.623     ; 7.768     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.623     ; 7.768     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.279     ; 7.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.903     ; 8.048     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.655     ; 7.800     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.285     ; 8.430     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.636     ; 6.781     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.218     ; 7.363     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.423     ; 6.568     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.468     ; 6.613     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.223     ; 6.368     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.564     ; 6.709     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.909     ; 8.408     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.223     ; 6.368     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.367     ; 6.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 5.996     ; 6.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 5.996     ; 6.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.596     ; 6.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.619     ; 6.764     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.619     ; 6.764     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.163     ; 7.308     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.163     ; 7.308     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.796     ; 7.941     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.796     ; 7.941     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.422 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.422                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.219       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.208       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.057       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.792       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.084       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.792       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.397                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.100       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.082       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.408                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.978       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.551                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.897       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.438       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.887                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.078       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.596       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.059       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.745       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.053       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.211                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.793       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.128       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.290       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.262                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.756       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.290       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.308                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.804       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.290       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.358                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.730       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.412       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.406                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.040       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.076       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.290       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.639                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.073       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.154       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.412       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.910                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.075       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.423       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.412       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 115.048                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.100       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.536       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.412       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.382                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.214       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.168       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.641                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.216       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.425       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 13.460 ; 0.000         ;
; CLOCK_50                                              ; 18.038 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 37.145 ; 0.000         ;
; altera_reserved_tck                                   ; 48.425 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.116 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.175 ; 0.000         ;
; altera_reserved_tck                                   ; 0.176 ; 0.000         ;
; CLOCK_50                                              ; 0.183 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 15.707 ; 0.000         ;
; altera_reserved_tck                                   ; 49.320 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.489 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 2.748 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.290  ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.726  ; 0.000         ;
; CLOCK2_50                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.733 ; 0.000         ;
; altera_reserved_tck                                   ; 49.437 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 13.460 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.481      ;
; 13.597 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 6.332      ;
; 13.602 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 6.327      ;
; 13.630 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.311      ;
; 13.672 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 6.251      ;
; 13.696 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 6.217      ;
; 13.699 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.218      ;
; 13.726 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.215      ;
; 13.772 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 6.142      ;
; 13.780 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 6.154      ;
; 13.796 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 6.127      ;
; 13.803 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.138      ;
; 13.803 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.138      ;
; 13.820 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 6.103      ;
; 13.827 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.114      ;
; 13.827 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.114      ;
; 13.836 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.069      ;
; 13.839 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[13] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 6.075      ;
; 13.841 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 6.064      ;
; 13.845 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 6.089      ;
; 13.850 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 6.072      ;
; 13.863 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 6.066      ;
; 13.863 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.054      ;
; 13.864 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 6.051      ;
; 13.868 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 6.061      ;
; 13.869 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.048      ;
; 13.870 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 6.052      ;
; 13.879 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.038      ;
; 13.890 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 6.027      ;
; 13.894 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 6.028      ;
; 13.896 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 6.045      ;
; 13.905 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[7]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.068     ; 6.014      ;
; 13.911 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 5.988      ;
; 13.914 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 6.008      ;
; 13.915 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 5.999      ;
; 13.916 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 6.006      ;
; 13.917 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 6.017      ;
; 13.920 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.071     ; 5.996      ;
; 13.929 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.988      ;
; 13.935 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.988      ;
; 13.935 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.098     ; 5.954      ;
; 13.936 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[6]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 5.978      ;
; 13.938 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.985      ;
; 13.940 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.071     ; 5.976      ;
; 13.941 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.982      ;
; 13.941 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 5.993      ;
; 13.944 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 5.962      ;
; 13.945 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.972      ;
; 13.950 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 5.984      ;
; 13.951 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.966      ;
; 13.957 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.076     ; 5.954      ;
; 13.960 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 5.962      ;
; 13.962 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted             ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 5.951      ;
; 13.962 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.076     ; 5.949      ;
; 13.963 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.074     ; 5.950      ;
; 13.964 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 5.965      ;
; 13.964 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 5.965      ;
; 13.964 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 5.942      ;
; 13.965 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[16]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.958      ;
; 13.969 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 5.960      ;
; 13.969 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.058     ; 5.960      ;
; 13.970 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[29] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.953      ;
; 13.971 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.946      ;
; 13.972 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.951      ;
; 13.978 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.952      ;
; 13.981 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.072     ; 5.934      ;
; 13.986 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[11] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 5.928      ;
; 13.986 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.071     ; 5.930      ;
; 13.989 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.070     ; 5.928      ;
; 13.990 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[14] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 5.924      ;
; 13.990 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.933      ;
; 13.992 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 5.915      ;
; 13.997 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted              ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 5.944      ;
; 13.997 ; nios_system:u0|nios_system_CPU:cpu|d_read                                                            ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.046     ; 5.944      ;
; 14.000 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.905      ;
; 14.005 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.900      ;
; 14.008 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[15]                                                  ; nios_system:u0|nios_system_CPU:cpu|E_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.064     ; 5.915      ;
; 14.010 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 5.896      ;
; 14.011 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.073     ; 5.903      ;
; 14.011 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.097     ; 5.879      ;
; 14.012 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 5.895      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[22]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.915      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[23]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.915      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[24]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.915      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[18]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.915      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[20]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.915      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|W_valid                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.053     ; 5.919      ;
; 14.016 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.889      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[7]                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[25]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[8]                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[10]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[9]                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.017 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[14]                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.057     ; 5.913      ;
; 14.020 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 5.887      ;
; 14.021 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.884      ;
; 14.025 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 5.897      ;
; 14.027 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.878      ;
; 14.032 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[24] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.873      ;
; 14.032 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.082     ; 5.873      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.038 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.134      ;
; 18.102 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.072      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.110 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.825      ;
; 18.125 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.049      ;
; 18.143 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.031      ;
; 18.157 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.017      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.010      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.174 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.763      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.724      ;
; 18.240 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.934      ;
; 18.245 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.927      ;
; 18.264 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.910      ;
; 18.274 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.900      ;
; 18.298 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.874      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.627      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.864      ;
; 18.312 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.860      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.618      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.334 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.603      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.588      ;
; 18.349 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.823      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.370 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.565      ;
; 18.384 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.551      ;
; 18.384 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.551      ;
; 18.384 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.551      ;
; 18.384 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.551      ;
; 18.384 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.551      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.145 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.649      ;
; 37.146 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.648      ;
; 37.152 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.642      ;
; 37.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.511      ;
; 37.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.511      ;
; 37.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.511      ;
; 37.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.511      ;
; 37.283 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.511      ;
; 37.305 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.489      ;
; 37.320 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.474      ;
; 37.321 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.473      ;
; 37.446 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.189     ; 2.352      ;
; 37.446 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.189     ; 2.352      ;
; 37.477 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.317      ;
; 37.501 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.296      ;
; 37.501 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.296      ;
; 37.501 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.296      ;
; 37.501 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.296      ;
; 37.501 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.296      ;
; 37.564 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 2.398      ;
; 37.582 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.215      ;
; 37.620 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.166      ;
; 37.621 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.198     ; 2.168      ;
; 37.631 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.155      ;
; 37.634 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.152      ;
; 37.637 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.149      ;
; 37.649 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.145      ;
; 37.649 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.137      ;
; 37.657 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.137      ;
; 37.658 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.136      ;
; 37.662 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.124      ;
; 37.681 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.113      ;
; 37.686 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.108      ;
; 37.700 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.094      ;
; 37.707 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.087      ;
; 37.724 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.070      ;
; 37.734 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.060      ;
; 37.736 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.190     ; 2.061      ;
; 37.741 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.045      ;
; 37.741 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.045      ;
; 37.752 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.034      ;
; 37.753 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.041      ;
; 37.763 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 2.023      ;
; 37.772 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.022      ;
; 37.788 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.193     ; 2.006      ;
; 37.877 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 1.909      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.030      ;
; 37.909 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.201     ; 1.877      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.933 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.006      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.936 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 2.003      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 37.946 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.993      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.007 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.932      ;
; 38.059 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.880      ;
; 38.059 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.880      ;
; 38.059 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.048     ; 1.880      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.865      ;
; 48.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.799      ;
; 48.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.600      ;
; 48.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.506      ;
; 48.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.484      ;
; 48.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.464      ;
; 48.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.431      ;
; 48.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.439      ;
; 48.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.341      ;
; 48.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.324      ;
; 48.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.323      ;
; 48.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.303      ;
; 49.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.276      ;
; 49.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.217      ;
; 49.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.210      ;
; 49.156 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.140      ;
; 49.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 0.934      ;
; 49.848 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 0.452      ;
; 97.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.738      ;
; 97.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.731      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.728      ;
; 97.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.726      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.711      ;
; 97.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.708      ;
; 97.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.675      ;
; 97.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.675      ;
; 97.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.675      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.659      ;
; 97.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.657      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.656      ;
; 97.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.654      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.642      ;
; 97.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.638      ;
; 97.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.637      ;
; 97.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.641      ;
; 97.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.636      ;
; 97.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.634      ;
; 97.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.632      ;
; 97.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.631      ;
; 97.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.636      ;
; 97.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.629      ;
; 97.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.623      ;
; 97.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.621      ;
; 97.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.616      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.611      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.565      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.565      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.565      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.540      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.540      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.540      ;
; 97.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.549      ;
; 97.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.549      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.547      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.534      ;
; 97.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.531      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.524      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.524      ;
; 97.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.522      ;
; 97.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.506      ;
; 97.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.319      ;
; 97.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.319      ;
; 97.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.319      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.169      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.169      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.169      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.202      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.202      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.202      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.202      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.202      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.171      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.171      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.171      ;
; 97.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.146      ;
; 97.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.146      ;
; 97.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.146      ;
; 97.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.122      ;
; 97.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.122      ;
; 97.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.122      ;
; 97.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.122      ;
; 97.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.122      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.110      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.116      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.116      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.116      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.116      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.116      ;
; 97.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.098      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.098      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.098      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.098      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.116 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.241      ; 0.461      ;
; 0.127 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.241      ; 0.472      ;
; 0.132 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[5]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.228      ; 0.464      ;
; 0.132 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.233      ; 0.469      ;
; 0.133 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[30]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.472      ;
; 0.133 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a20~porta_address_reg0                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.473      ;
; 0.134 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.472      ;
; 0.135 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.474      ;
; 0.136 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.137 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.476      ;
; 0.139 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[3]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[4]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.139 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[3]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.141 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.480      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.142 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; nios_system:u0|nios_system_CPU:cpu|D_iw[27]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.482      ;
; 0.143 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.482      ;
; 0.143 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.482      ;
; 0.143 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.482      ;
; 0.143 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.233      ; 0.480      ;
; 0.144 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.482      ;
; 0.145 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.485      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.482      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[27]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.487      ;
; 0.149 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_x_position[5]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.149 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.233      ; 0.486      ;
; 0.150 ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.239      ; 0.493      ;
; 0.150 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.152 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[4]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.492      ;
; 0.155 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[3]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|delayed_y_position[4]                                                                                                                                 ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_qdi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.155 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.155 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.493      ;
; 0.157 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_j8a1:auto_generated|a_dpfifo_8041:dpfifo|altsyncram_fl81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.234      ; 0.495      ;
; 0.157 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.496      ;
; 0.158 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[28]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.497      ;
; 0.161 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[5]                                                                                                          ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.496      ;
; 0.162 ; nios_system:u0|nios_system_CPU:cpu|D_iw[31]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.502      ;
; 0.164 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.503      ;
; 0.164 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; nios_system:u0|nios_system_CPU:cpu|D_iw[26]                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.231      ; 0.499      ;
; 0.166 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]   ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.166 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.170 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.236      ; 0.510      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                    ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                              ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                              ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                              ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.179 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.317      ;
; 0.187 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.193      ; 0.484      ;
; 0.189 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.193      ; 0.486      ;
; 0.191 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.193      ; 0.488      ;
; 0.192 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.193      ; 0.489      ;
; 0.199 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.193      ; 0.496      ;
; 0.201 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.333      ;
; 0.204 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.336      ;
; 0.212 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.343      ;
; 0.213 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.344      ;
; 0.213 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.344      ;
; 0.214 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.346      ;
; 0.216 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.347      ;
; 0.218 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.349      ;
; 0.241 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.374      ;
; 0.242 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.374      ;
; 0.245 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.376      ;
; 0.250 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.383      ;
; 0.250 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.383      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.259 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.267 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.399      ;
; 0.272 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.404      ;
; 0.276 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.408      ;
; 0.288 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.420      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.294 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.427      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.299 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.433      ;
; 0.302 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.434      ;
; 0.306 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.438      ;
; 0.306 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.438      ;
; 0.307 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.439      ;
; 0.307 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.439      ;
; 0.307 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.439      ;
; 0.308 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.309 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.441      ;
; 0.310 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.047      ; 0.441      ;
; 0.311 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.443      ;
; 0.314 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.446      ;
; 0.316 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.048      ; 0.448      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.187 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.321      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.323      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.323      ;
; 0.194 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.324      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.340      ;
; 0.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.374      ;
; 0.244 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.374      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.374      ;
; 0.245 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.374      ;
; 0.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.375      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.378      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.380      ;
; 0.251 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.380      ;
; 0.252 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.254 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.384      ;
; 0.256 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.386      ;
; 0.256 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.386      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.258 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.258 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.388      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.390      ;
; 0.261 ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.391      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.391      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.393      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.201 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.291 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.298 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.433      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.436 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.570      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.587      ;
; 0.452 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.586      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.590      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.458 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.592      ;
; 0.461 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.595      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.503 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.508 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.647      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.653      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.656      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.522 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.658      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.525 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.661      ;
; 0.566 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.700      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.569 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.703      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.574 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.710      ;
; 0.575 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.711      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.577 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.713      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.714      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.715      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.716      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.584 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.585 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.719      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.723      ;
; 0.588 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.724      ;
; 0.589 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.723      ;
; 0.591 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.727      ;
; 0.632 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.766      ;
; 0.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.773      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.773      ;
; 0.640 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.776      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 15.707 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 4.199      ;
; 15.707 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 4.199      ;
; 15.707 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[6]                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.081     ; 4.199      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.080     ; 3.989      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.918 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.088     ; 3.981      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[2]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[12]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[5]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[16]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[29]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[25]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.044     ; 4.013      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.044     ; 4.013      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.044     ; 4.013      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.044     ; 4.013      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.044     ; 4.013      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.039     ; 4.018      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.048     ; 4.009      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.048     ; 4.009      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[20]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[19]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:onchip_memory_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.048     ; 4.009      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.048     ; 4.009      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.048     ; 4.009      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[11]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[13]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.930 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[15]                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.992      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_valid                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.065     ; 3.991      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.077     ; 3.979      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[7]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.066     ; 3.990      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[8]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 3.966      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[8]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 3.966      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[9]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 3.966      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[9]                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 3.966      ;
; 15.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[10]                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.090     ; 3.966      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 0.965      ;
; 49.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 0.965      ;
; 49.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 0.692      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.166      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.130      ;
; 98.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.113      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.064      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.064      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 0.991      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.976      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 0.948      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 0.948      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 0.948      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 0.948      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 0.948      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.949      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.949      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.783      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.775      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.771      ;
; 99.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.721      ;
; 99.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.721      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.619      ;
; 0.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.619      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.676      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.685      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.694      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.835      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.835      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.851      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.838      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.838      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.838      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.838      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.838      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.864      ;
; 0.797  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.931      ;
; 0.797  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.931      ;
; 0.826  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.953      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.890  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 0.986      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 0.922  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.017      ;
; 50.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.399      ; 0.616      ;
; 50.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.392      ; 0.845      ;
; 50.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.392      ; 0.845      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.100      ; 2.932      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.110      ; 2.942      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.937      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.748 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.109      ; 2.941      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.099      ; 2.932      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.099      ; 2.932      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_FIRST_WORD                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.900      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.900      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD_DELAY                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.900      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_SECOND_WORD                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.900      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_SECOND_WORD                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.900      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                              ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.105      ; 2.938      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.749 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.094      ; 2.927      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[4]                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.901      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]                                        ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 2.888      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.901      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.067      ; 2.901      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[53]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[54]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[57]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[58]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.066      ; 2.900      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.894      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.894      ;
; 2.750 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]                                       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.060      ; 2.894      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.290  ; 9.474        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 9.469  ; 9.469        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                        ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                        ;
; 10.309 ; 10.525       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                          ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                    ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                    ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                      ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|observablevcoout ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                  ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                    ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.726 ; 9.956        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0                                         ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                                                                 ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                                                                  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                      ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a6~portb_datain_reg0                                                                                                                                                                                      ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0                                        ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg                                              ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[108]                                                                                                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[117]                                                                                                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[12]                                                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[21]                                                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[44]                                                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[76]                                                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[85]                                                                                                                                                                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[117]                                                                                                                                                                                        ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[12]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[35]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[44]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[76]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[85]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[99]                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[13]                                                                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[15]                                                                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[29]                                                                                                                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[31]                                                                                                                                                                                                                                         ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_a[0]                                                                                                                                                                                                              ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[0]                                                                                                                                                                                                              ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[6]                                                                                                                                                                                                              ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a1~portb_datain_reg0                                                                                                                                                                                      ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a2~portb_datain_reg0                                                                                                                                                                                      ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a4~portb_datain_reg0                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[4]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[5]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[7]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[44]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[45]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[46]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[47]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[48]                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[105]                                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[116]                                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[126]                                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[1]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[20]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[30]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[33]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[41]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[52]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[62]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[65]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[73]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[7]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[84]                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.733 ; 19.963       ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ;
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                         ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.823 ; 1.243 ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 2.229 ; 2.684 ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.729 ; 1.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.739 ; 1.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.762 ; 1.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.750 ; 1.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.736 ; 1.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.764 ; 1.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.744 ; 1.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.740 ; 1.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.769 ; 1.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.756 ; 1.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.713 ; 1.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.733 ; 1.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.801 ; 1.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.772 ; 1.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.803 ; 1.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.804 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.242 ; 4.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.175 ; 4.066 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.179 ; 4.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.007 ; 3.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.050 ; 3.916 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.074 ; 3.956 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.919 ; 3.779 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.988 ; 3.847 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.772 ; 3.599 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 2.814 ; 3.633 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.919 ; 3.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.166 ; 4.030 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.083 ; 3.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.242 ; 4.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.100 ; 3.968 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.963 ; 3.810 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.009 ; 3.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.984 ; 3.841 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.045 ; 3.888 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.888 ; 3.713 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.804 ; 3.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.495 ; 3.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.729 ; 3.547 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 2.789 ; 3.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.710 ; 3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.915 ; 3.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.784 ; 3.591 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.922 ; 3.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.722 ; 3.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.675 ; 3.447 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 3.053 ; 3.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.930 ; 3.762 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.868 ; 3.684 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.210 ; 5.948 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.399 ; 4.342 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.399 ; 4.342 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.688  ; 0.308  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.484  ; 0.104  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -1.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -1.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -1.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -1.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -1.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -1.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -1.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -1.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -1.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -1.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -1.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -1.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -1.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -1.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -1.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -1.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.132 ; -2.902 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.786 ; -3.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.787 ; -3.679 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.623 ; -3.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.667 ; -3.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.686 ; -3.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.536 ; -3.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.604 ; -3.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.399 ; -3.218 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.438 ; -3.250 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.540 ; -3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.777 ; -3.633 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.698 ; -3.554 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.850 ; -3.751 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.713 ; -3.572 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.581 ; -3.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.625 ; -3.480 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.603 ; -3.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.660 ; -3.495 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.511 ; -3.328 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.429 ; -3.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.132 ; -2.902 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.357 ; -3.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.412 ; -3.228 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.340 ; -3.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.537 ; -3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.410 ; -3.210 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.544 ; -3.378 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.352 ; -3.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.307 ; -3.073 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.669 ; -3.505 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.551 ; -3.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.491 ; -3.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.480 ; -3.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.991 ; -3.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.991 ; -3.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.397  ; 8.063  ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.853  ; 1.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.787  ; 1.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.828  ; 1.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.776  ; 1.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.850  ; 1.786  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.820  ; 1.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.801  ; 1.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.777  ; 1.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.783  ; 1.719  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.808  ; 1.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.781  ; 1.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.775  ; 1.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.795  ; 1.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.867  ; 1.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.863  ; 1.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.839  ; 1.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.786  ; 1.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.812  ; 1.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 5.335  ; 5.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.056  ; 4.231  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.972  ; 3.084  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.832  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.684  ; 2.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.190  ; 3.327  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.622  ; 2.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.470  ; 2.506  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.958  ; 3.070  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 3.144  ; 3.271  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.115  ; 3.202  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.301  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.377  ; 3.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 3.427  ; 3.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.947  ; 4.096  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.779  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.335  ; 5.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.753  ; 2.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.658  ; 2.707  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.792  ; 2.876  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.137  ; 4.308  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 2.956  ; 3.060  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.402  ; 3.553  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.954  ; 4.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.425  ; 3.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 4.053  ; 4.308  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.286  ; 3.399  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.083  ; 3.202  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.482  ; 2.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.069  ; 3.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 3.145  ; 3.300  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.970  ; 3.059  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.915  ; 3.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 2.989  ; 3.088  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.003  ; 3.126  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.893  ; 2.986  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.064  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.963  ; 3.071  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.560  ; 2.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.665  ; 2.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.638  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.623  ; 2.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.638  ; 2.684  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.137  ; 3.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.588  ; 2.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.908  ; 2.981  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.911  ; 2.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.599  ; 2.657  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.595  ; 2.647  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.735  ; 2.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.630  ; 2.690  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.844  ; 2.945  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.850  ; 2.937  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.646  ; 3.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.193  ; 3.057  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 4.699  ; 4.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 4.699  ; 4.459  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.301  ; 3.429  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.840  ; 4.017  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.999  ; 3.111  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.331  ; 3.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.052  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.256  ; 3.386  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.331  ; 3.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 3.017  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.562  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.059  ; 3.179  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.115  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.487  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.831 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.888 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 24.439 ; 24.703 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.424 ; 23.600 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.970 ; 24.192 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.439 ; 24.703 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.942 ; 24.169 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.774 ; 24.002 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.039 ; 23.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.208 ; 24.444 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.287 ; 24.557 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.183 ; 23.334 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.571 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.226 ; 24.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.056 ; 24.274 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.226 ; 24.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.129 ; 24.354 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.560 ; 23.724 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.990 ; 23.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.334 ; 23.484 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.021 ; 23.167 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.854 ; 22.958 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.547 ; 23.715 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.058 ; 24.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.828 ; 22.923 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.291 ; 23.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.058 ; 24.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.864 ; 22.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.498 ; 23.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.322 ; 23.490 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.372 ; 23.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.148 ; 23.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.384 ; 23.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.375  ; 7.034  ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.203  ; 2.236  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 3.726  ; 3.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.684  ; 2.791  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.551  ; 2.620  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.409  ; 2.449  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.894  ; 3.023  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.349  ; 2.402  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.203  ; 2.236  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.672  ; 2.777  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.851  ; 2.970  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.822  ; 2.902  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.022  ; 3.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.074  ; 3.235  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 3.121  ; 3.251  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.620  ; 3.761  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.498  ; 2.607  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.013  ; 4.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.473  ; 2.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.382  ; 2.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.512  ; 2.590  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.215  ; 2.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 2.670  ; 2.769  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.096  ; 3.239  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.627  ; 3.821  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.119  ; 3.234  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.722  ; 3.964  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.985  ; 3.091  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.791  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.215  ; 2.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 3.798  ; 3.598  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.851  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.683  ; 2.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.630  ; 2.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 2.701  ; 2.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.715  ; 2.831  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.609  ; 2.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.774  ; 2.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.678  ; 2.779  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.289  ; 2.357  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.391  ; 2.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.365  ; 2.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.350  ; 2.402  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.365  ; 2.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.863  ; 3.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.316  ; 2.364  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.623  ; 2.692  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.624  ; 2.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.327  ; 2.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.323  ; 2.371  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.458  ; 2.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.357  ; 2.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.564  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.569  ; 2.650  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.198  ; 3.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.893  ; 2.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 4.340  ; 4.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 4.340  ; 4.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.000  ; 3.121  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.517  ; 3.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.711  ; 2.817  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 2.725  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.760  ; 2.869  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.957  ; 3.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.029  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.725  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 2.768  ; 2.882  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.822  ; 2.944  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.118 ; 23.285 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.644 ; 23.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.094 ; 24.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.616 ; 23.832 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.453 ; 23.670 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.870 ; 24.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.947 ; 24.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.886 ; 23.028 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.571 ; 22.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.723 ; 23.931 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.887 ; 24.156 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.795 ; 24.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.248 ; 23.404 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.704 ; 22.813 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.032 ; 23.174 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.733 ; 22.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.571 ; 22.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.238 ; 23.397 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.547 ; 22.636 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.547 ; 22.636 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.991 ; 23.118 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.727 ; 23.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.580 ; 22.692 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.189 ; 23.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.021 ; 23.180 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.069 ; 23.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.854 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.082 ; 23.221 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.742 ; 1.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.722 ; 1.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.254 ; 2.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.741 ; 1.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.737 ; 1.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.761 ; 6.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 8.593 ; 8.519 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.723 ; 7.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 8.363 ; 8.289 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.929 ; 7.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.906 ; 7.832 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.736 ; 7.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.736 ; 7.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.761 ; 6.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.519 ; 8.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.256 ; 7.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.723 ; 7.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.723 ; 7.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.519 ; 7.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.878 ; 7.804 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.741 ; 7.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.119 ; 8.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.182 ; 7.108 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.534 ; 7.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 7.056 ; 6.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.079 ; 7.005 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.925 ; 6.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.138 ; 7.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.585 ; 8.269 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.925 ; 6.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.002 ; 6.928 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.784 ; 6.710 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.784 ; 6.710 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.130 ; 7.056 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.145 ; 7.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.145 ; 7.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.465 ; 7.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.465 ; 7.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.647 ; 3.573 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.029 ; 4.955 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.029 ; 4.955 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.545 ; 1.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.526 ; 1.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.058 ; 2.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.544 ; 1.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.541 ; 1.467 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.450 ; 3.376 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 5.209 ; 5.135 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 4.374 ; 4.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 4.988 ; 4.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 4.572 ; 4.498 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 4.549 ; 4.475 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 4.386 ; 4.312 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 4.386 ; 4.312 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.450 ; 3.376 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 5.199 ; 4.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.925 ; 3.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 4.374 ; 4.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 4.374 ; 4.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 4.178 ; 4.104 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 4.523 ; 4.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 4.391 ; 4.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 4.754 ; 4.680 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.863 ; 3.789 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 4.201 ; 4.127 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.742 ; 3.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.765 ; 3.691 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.617 ; 3.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.821 ; 3.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 5.271 ; 4.955 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.617 ; 3.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.685 ; 3.611 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.475 ; 3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.475 ; 3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.807 ; 3.733 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.821 ; 3.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.821 ; 3.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.129 ; 4.055 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.129 ; 4.055 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.171 ; 3.097 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.437 ; 4.363 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.437 ; 4.363 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.682     ; 1.756     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.662     ; 1.736     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.952     ; 3.268     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.681     ; 1.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.677     ; 1.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 7.006     ; 7.080     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 9.068     ; 9.142     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 8.114     ; 8.188     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 8.798     ; 8.872     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 8.332     ; 8.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 8.311     ; 8.385     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 8.095     ; 8.169     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 8.095     ; 8.169     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 7.006     ; 7.080     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.540     ; 8.856     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.552     ; 7.626     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 8.091     ; 8.165     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 8.091     ; 8.165     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.869     ; 7.943     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 8.264     ; 8.338     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.115     ; 8.189     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.529     ; 8.603     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 7.481     ; 7.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.871     ; 7.945     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 7.338     ; 7.412     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 7.369     ; 7.443     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 7.191     ; 7.265     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.425     ; 7.499     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.625     ; 8.941     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 7.191     ; 7.265     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.280     ; 7.354     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.039     ; 7.113     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.039     ; 7.113     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.441     ; 7.515     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.459     ; 7.533     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.459     ; 7.533     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.809     ; 7.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.809     ; 7.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.801     ; 3.875     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.374     ; 5.448     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.374     ; 5.448     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.484     ; 1.558     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.465     ; 1.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.755     ; 3.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.483     ; 1.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.480     ; 1.554     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.336     ; 3.410     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 5.315     ; 5.389     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 4.399     ; 4.473     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 5.055     ; 5.129     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 4.608     ; 4.682     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 4.588     ; 4.662     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 4.381     ; 4.455     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 4.381     ; 4.455     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.336     ; 3.410     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 4.922     ; 5.238     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.921     ; 3.995     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 4.438     ; 4.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 4.438     ; 4.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 4.225     ; 4.299     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 4.604     ; 4.678     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 4.462     ; 4.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 4.859     ; 4.933     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.805     ; 3.879     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 4.180     ; 4.254     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.667     ; 3.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.698     ; 3.772     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.527     ; 3.601     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.751     ; 3.825     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.954     ; 5.270     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.527     ; 3.601     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.605     ; 3.679     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.374     ; 3.448     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.374     ; 3.448     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.760     ; 3.834     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.777     ; 3.851     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.777     ; 3.851     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.113     ; 4.187     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.113     ; 4.187     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.296     ; 3.370     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.756     ; 4.830     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.756     ; 4.830     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.127 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.561       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.132                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.569       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.850                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.474       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.865                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.490       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.808       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.043                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.502       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.975       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.046                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.912       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.109                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.393       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.150       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.293                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.564       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.492       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.237       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.356                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.474       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.317       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.609                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.477       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.824                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.318       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.989       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.517       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.877                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.793       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.517       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.916                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.832       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.517       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.917                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.781       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.994                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.499       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.978       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.517       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.076                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.487       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 39.020       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.225                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.487       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 39.169       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]                                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.501       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 39.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 198.587                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.565       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.022       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 198.725                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.566       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.159       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 7.271  ; 0.116 ; 12.245   ; 0.489   ; 9.290               ;
;  CLOCK2_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                              ; 16.030 ; 0.183 ; N/A      ; N/A     ; 9.290               ;
;  altera_reserved_tck                                   ; 46.159 ; 0.176 ; 48.007   ; 0.489   ; 49.437              ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.271  ; 0.116 ; 12.245   ; 2.748   ; 9.619               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.689 ; 0.175 ; N/A      ; N/A     ; 19.624              ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.269  ; 2.275  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.327  ; 5.410  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452  ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373  ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383  ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406  ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394  ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414  ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380  ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409  ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383  ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413  ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391  ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401  ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391  ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399  ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399  ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414  ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444  ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447  ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448  ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442  ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442  ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452  ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.072  ; 6.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.962  ; 6.528  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.986  ; 6.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.620  ; 6.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.699  ; 6.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.828  ; 6.368  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.530  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.695  ; 6.182  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.193  ; 5.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.361  ; 5.831  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.496  ; 5.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.041  ; 6.538  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.821  ; 6.367  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.072  ; 6.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.831  ; 6.361  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.557  ; 6.086  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.627  ; 6.176  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.588  ; 6.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.752  ; 6.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.436  ; 5.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.252  ; 5.757  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.702  ; 5.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.143  ; 5.650  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.350  ; 5.788  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.086  ; 5.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.503  ; 6.006  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.309  ; 5.778  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.501  ; 6.027  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.118  ; 5.615  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.025  ; 5.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.760  ; 6.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.521  ; 6.034  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.421  ; 5.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 10.147 ; 10.580 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.373  ; 6.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.373  ; 6.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.044  ; 0.960  ; Rise       ; altera_reserved_tck                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.484  ; 0.259  ; Rise       ; altera_reserved_tck                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.132 ; -2.902 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.786 ; -3.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.787 ; -3.679 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.623 ; -3.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.667 ; -3.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.686 ; -3.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.536 ; -3.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.604 ; -3.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.399 ; -3.218 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.438 ; -3.250 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.540 ; -3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.777 ; -3.633 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.698 ; -3.554 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.850 ; -3.751 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.713 ; -3.572 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.581 ; -3.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.625 ; -3.480 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.603 ; -3.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.660 ; -3.495 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.511 ; -3.328 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.429 ; -3.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.132 ; -2.902 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.357 ; -3.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.412 ; -3.228 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.340 ; -3.134 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.537 ; -3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.410 ; -3.210 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.544 ; -3.378 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.352 ; -3.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.307 ; -3.073 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.669 ; -3.505 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.551 ; -3.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.491 ; -3.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.480 ; -3.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.991 ; -3.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.991 ; -3.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.814 ; 14.551 ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.654  ; 9.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.182  ; 7.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.924  ; 5.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.677  ; 5.534  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.405  ; 5.254  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.391  ; 6.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.230  ; 5.137  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 4.912  ; 4.829  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.857  ; 5.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.269  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.282  ; 6.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.633  ; 7.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.675  ; 6.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.909  ; 6.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 8.019  ; 7.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.464  ; 5.484  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.654  ; 9.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.574  ; 5.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.359  ; 5.217  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.563  ; 5.508  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.019  ; 7.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.834  ; 5.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.845  ; 6.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 7.907  ; 7.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.885  ; 6.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 8.019  ; 7.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.611  ; 6.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.109  ; 5.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.909  ; 4.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.206  ; 6.770  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 6.147  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.945  ; 5.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.817  ; 5.718  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.996  ; 5.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.928  ; 5.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.766  ; 5.662  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.013  ; 5.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.850  ; 5.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.066  ; 5.038  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.260  ; 5.183  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.258  ; 5.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.220  ; 5.100  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.311  ; 5.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.336  ; 6.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.158  ; 5.037  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.833  ; 5.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.894  ; 5.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.191  ; 5.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.157  ; 5.040  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.440  ; 5.312  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.237  ; 5.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.625  ; 5.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.689  ; 5.574  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.330  ; 7.344  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 6.121  ; 6.167  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 8.669  ; 9.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 8.669  ; 9.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.687  ; 6.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.753  ; 7.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.970  ; 5.911  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.661  ; 6.439  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 6.083  ; 5.987  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 6.534  ; 6.372  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.661  ; 6.439  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.048  ; 5.942  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.130  ; 6.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.184  ; 6.090  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 28.891 ; 28.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.817 ; 26.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.864 ; 27.700 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.891 ; 28.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.850 ; 27.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 27.514 ; 27.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.991 ; 25.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 28.486 ; 28.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 28.538 ; 28.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.294 ; 26.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.386 ; 28.321 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 28.132 ; 27.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 28.386 ; 28.321 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 28.261 ; 27.994 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.100 ; 26.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.923 ; 25.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.644 ; 26.556 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.915 ; 25.964 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.643 ; 25.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.105 ; 26.963 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.146 ; 27.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.595 ; 25.560 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.619 ; 26.464 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 28.146 ; 27.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.681 ; 25.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.945 ; 26.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.547 ; 26.536 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.724 ; 26.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.316 ; 26.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.686 ; 26.593 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.375  ; 7.034  ; Fall       ; altera_reserved_tck                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.203  ; 2.236  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 3.726  ; 3.891  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.684  ; 2.791  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.551  ; 2.620  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.409  ; 2.449  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 2.894  ; 3.023  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.349  ; 2.402  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.203  ; 2.236  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.672  ; 2.777  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.851  ; 2.970  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.822  ; 2.902  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.022  ; 3.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.074  ; 3.235  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 3.121  ; 3.251  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.620  ; 3.761  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.498  ; 2.607  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.013  ; 4.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.473  ; 2.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.382  ; 2.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.512  ; 2.590  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.215  ; 2.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 2.670  ; 2.769  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.096  ; 3.239  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.627  ; 3.821  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.119  ; 3.234  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.722  ; 3.964  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.985  ; 3.091  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.791  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.215  ; 2.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 3.798  ; 3.598  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.851  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.683  ; 2.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.630  ; 2.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 2.701  ; 2.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.715  ; 2.831  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.609  ; 2.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.774  ; 2.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.678  ; 2.779  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.289  ; 2.357  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.391  ; 2.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.365  ; 2.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.350  ; 2.402  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.365  ; 2.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.863  ; 3.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.316  ; 2.364  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.623  ; 2.692  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.624  ; 2.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.327  ; 2.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.323  ; 2.371  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.458  ; 2.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.357  ; 2.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.564  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.569  ; 2.650  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.198  ; 3.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.893  ; 2.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 4.340  ; 4.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 4.340  ; 4.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.000  ; 3.121  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.517  ; 3.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.711  ; 2.817  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 2.725  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.760  ; 2.869  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.957  ; 3.080  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.029  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.725  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 2.768  ; 2.882  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.822  ; 2.944  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.118 ; 23.285 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.644 ; 23.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.094 ; 24.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.616 ; 23.832 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.453 ; 23.670 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.870 ; 24.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.947 ; 24.203 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.886 ; 23.028 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.571 ; 22.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.723 ; 23.931 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.887 ; 24.156 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.795 ; 24.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.248 ; 23.404 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.704 ; 22.813 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.032 ; 23.174 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.733 ; 22.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.571 ; 22.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.238 ; 23.397 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.547 ; 22.636 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.547 ; 22.636 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.991 ; 23.118 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.727 ; 23.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.580 ; 22.692 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.189 ; 23.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.021 ; 23.180 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.069 ; 23.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.854 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.082 ; 23.221 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00932 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00932 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1742       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 620822     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1742       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 620822     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 1530     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 1530     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 1515  ; 1515 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Aug 28 12:13:30 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[1]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]} {u0|clock_signals|DE_Clock_Generator_System|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.271         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    16.030         0.000 CLOCK_50 
    Info (332119):    33.689         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    46.159         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.309         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.392         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.394         0.000 altera_reserved_tck 
    Info (332119):     0.413         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.245         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    48.007         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.030         0.000 altera_reserved_tck 
    Info (332119):     5.214         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.619         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.629         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.624         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.752         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.238 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.199         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    16.350         0.000 CLOCK_50 
    Info (332119):    34.282         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    46.458         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.315         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.344         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.346         0.000 altera_reserved_tck 
    Info (332119):     0.372         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.913         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    48.205         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.938         0.000 altera_reserved_tck 
    Info (332119):     4.673         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.624         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.625         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.630         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.749         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.422 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.460         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.038         0.000 CLOCK_50 
    Info (332119):    37.145         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    48.425         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.116         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.175         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):     0.176         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.707         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    49.320         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.489         0.000 altera_reserved_tck 
    Info (332119):     2.748         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.290         0.000 CLOCK_50 
    Info (332119):     9.726         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.733         0.000 u0|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    49.437         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.127 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 689 megabytes
    Info: Processing ended: Thu Aug 28 12:13:53 2014
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:26


