# EE469_Lab
## Date: Winter, 2020

### Summary:
This is a simple processor for EE 469: Computer Architecture at the University of Washington. It is a simple 5-stage pipelined CPU runnig a basic implementation of the RISC-V architecture.
