 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:43:01 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (fd3qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.03       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_Z_ACK (float_multiplier_3)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U180/Y (nd2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_STB_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_STB_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_Z_ACK (float_multiplier_2)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U159/Y (nd2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U244/Y (nd2d1_hd)
                                                          0.10       1.22 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U247/Y (nd2d1_hd)
                                                          0.10       1.22 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U244/Y (nd2d1_hd)
                                                          0.10       1.22 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]/Q (fd1eqd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/mpr121_controller/i2c_master/U78/Y (nr2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]/D (fd1eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[2]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_Z_ACK_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_Z_ACK (float_multiplier_0)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U168/Y (nd2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_STB_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_STB_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_AB_STB (float_adder_3)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U247/Y (nd2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_AB_STB (float_adder_0)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U244/Y (nd2d1_hd)
                                                          0.09       1.22 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/D (fds2eqd1_hd)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.35       1.10 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.10 f
  data arrival time                                                  1.10

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.45       1.20 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/Q (fd3qd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/sensor_core/U16/Y (nr2bd1_hd)            0.16       1.28 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/D (fd3qd1_hd)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/Q (fd3qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/sensor_core/U15/Y (nr2bd1_hd)            0.17       1.31 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/D (fd3qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fj2d1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/QN (fj2d1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/sensor_core/U628/Y (nr2d1_hd)            0.07       1.32 f
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd2qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/Q (fd2qd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/sensor_core/U28/Y (ivd1_hd)              0.14       1.25 r
  khu_sensor_top/sensor_core/U27/Y (oa22ad1_hd)           0.11       1.36 f
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)             0.23       1.37 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)             0.23       1.37 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)             0.23       1.37 f
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)             0.23       1.37 f
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.04       0.79
  data required time                                                 0.79
  --------------------------------------------------------------------------
  data required time                                                 0.79
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


1
