# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/imports/Downloads/ControlUnit.vhd" \
"../../../../project_3.srcs/sources_1/imports/general_srcs/PulseGenerator.vhd" \
"../../../../project_3.srcs/sources_1/new/counter0.vhd" \
"../../../../project_3.srcs/sources_1/new/debouncer.vhd" \
"../../../../project_3.srcs/sources_1/new/Timer.vhd" \
"../../../../project_3.srcs/sim_1/new/TestBench.vhd" \

# Do not sort compile order
nosort
