library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;

-- 2 inputs mux (8 bits)
-- this mux is generated once
-- * for writeData input

entity mux8x2 is
port(
		sel : in std_logic;
		a, b : in std_logic_vector(7 downto 0);
		z : out std_logic_vector(7 downto 0)
	);
end entity;

architecture muxBehave of mux8x2 is
signal InvSel:std_logic:=not sel;
signal or1,or2:std_logic;
begin
or1<=InvSel and b;
or2<=sel and a;
z <= or1 or or2;

end architecture muxBehave;