{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625755291396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625755291397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:41:31 2021 " "Processing started: Thu Jul  8 22:41:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625755291397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625755291397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VerilogBoy_DE2-115 -c top " "Command: quartus_sta VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625755291397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625755291435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1625755291780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1625755291780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755291828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755291828 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "The Timing Analyzer is analyzing 109 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1625755292403 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625755292536 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625755292536 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625755292536 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1625755292536 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1625755292564 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625755292567 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292567 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292567 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292567 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292567 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292567 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292568 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625755292569 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292569 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292570 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625755292571 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292571 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292572 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625755292573 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292574 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625755292575 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292592 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292592 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292593 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292593 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755292593 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755292593 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755292616 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755292616 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755292616 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755292616 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755292617 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625755292617 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625755292617 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625755292678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625755292948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625755292948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.288 " "Worst-case setup slack is -1.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.288              -5.038 clk_15  " "   -1.288              -5.038 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.513               0.000 clk_4  " "    3.513               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.696               0.000 clkGlb  " "    5.696               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.708               0.000 clk_25M  " "   17.708               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.106               0.000 altera_reserved_tck  " "   42.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755292949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755292949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.331 " "Worst-case hold slack is -0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -0.331 clk_25M  " "   -0.331              -0.331 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_4  " "    0.401               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clkGlb  " "    0.402               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_15  " "    0.403               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755293009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.224 " "Worst-case recovery slack is 8.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.224               0.000 clk_4  " "    8.224               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.972               0.000 clk_15  " "   12.972               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.586               0.000 clk_25M  " "   30.586               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.896               0.000 altera_reserved_tck  " "   95.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755293025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.033 " "Worst-case removal slack is 1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 altera_reserved_tck  " "    1.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 clk_4  " "    3.813               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.913               0.000 clk_15  " "    3.913               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.078               0.000 clk_25M  " "    6.078               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755293039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.758 " "Worst-case minimum pulse width slack is 9.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.758               0.000 clkGlb  " "    9.758               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 clk_25M  " "   19.711               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.709               0.000 clk_15  " "   29.709               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.711               0.000 clk_4  " "   99.711               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755293042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755293042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 214.129 ns " "Worst Case Available Settling Time: 214.129 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755293398 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755293398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625755293404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625755293439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625755294210 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755294578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755294578 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755294585 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755294585 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755294585 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625755294585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625755294716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625755294716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.031 " "Worst-case setup slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.031 clk_15  " "   -0.031              -0.031 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.807               0.000 clk_4  " "    3.807               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.007               0.000 clkGlb  " "    6.007               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.883               0.000 clk_25M  " "   17.883               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.758               0.000 altera_reserved_tck  " "   42.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755294719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.305 " "Worst-case hold slack is -0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -0.305 clk_25M  " "   -0.305              -0.305 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clk_4  " "    0.352               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clkGlb  " "    0.353               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_15  " "    0.354               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755294761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.454 " "Worst-case recovery slack is 8.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.454               0.000 clk_4  " "    8.454               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.569               0.000 clk_15  " "   13.569               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.408               0.000 clk_25M  " "   31.408               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.302               0.000 altera_reserved_tck  " "   96.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755294779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.932 " "Worst-case removal slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 altera_reserved_tck  " "    0.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.396               0.000 clk_4  " "    3.396               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.483               0.000 clk_15  " "    3.483               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.492               0.000 clk_25M  " "    5.492               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755294798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.778 " "Worst-case minimum pulse width slack is 9.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.778               0.000 clkGlb  " "    9.778               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 clk_25M  " "   19.711               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.710               0.000 clk_15  " "   29.710               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.694               0.000 clk_4  " "   99.694               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755294806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755294806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 214.554 ns " "Worst Case Available Settling Time: 214.554 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755295236 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755295236 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625755295247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[1\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[8\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[2\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625755295520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625755295520 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625755295527 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755295527 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625755295527 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625755295527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.697 " "Worst-case setup slack is 3.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.697               0.000 clk_15  " "    3.697               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.606               0.000 clk_4  " "    6.606               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.489               0.000 clkGlb  " "    7.489               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.855               0.000 clk_25M  " "   18.855               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.172               0.000 altera_reserved_tck  " "   46.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755295593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625755295635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625755295635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.181 " "Worst-case hold slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.181 clk_25M  " "   -0.181              -0.181 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_4  " "    0.179               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clkGlb  " "    0.181               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_15  " "    0.181               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755295643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.780 " "Worst-case recovery slack is 8.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.780               0.000 clk_4  " "    8.780               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.340               0.000 clk_15  " "   16.340               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.070               0.000 clk_25M  " "   35.070               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.770               0.000 altera_reserved_tck  " "   97.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755295666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.506 " "Worst-case removal slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800               0.000 clk_4  " "    1.800               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 clk_15  " "    1.834               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.913               0.000 clk_25M  " "    2.913               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755295691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.439 " "Worst-case minimum pulse width slack is 9.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 clkGlb  " "    9.439               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751               0.000 clk_25M  " "   19.751               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.781               0.000 clk_15  " "   29.781               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.750               0.000 clk_4  " "   99.750               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625755295702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625755295702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 216.983 ns " "Worst Case Available Settling Time: 216.983 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625755296165 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625755296165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625755296508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625755296508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 278 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625755296711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:41:36 2021 " "Processing ended: Thu Jul  8 22:41:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625755296711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625755296711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625755296711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625755296711 ""}
