<root><simulation><result_generated_time />2023-05-12 16:53:54<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />54/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [784, 1, 1], 'O': [98, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7), ('OY', 2)]], [[('C', 4)], [('C', 2)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('OX', 7), ('OY', 2), ('C', 2)]], [], []]<O />[[[('C', 4)], [('C', 2)]], [[('OY', 7)], [('OX', 7), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 2), ('OX', 2)], [('C', 6), ('K', 36)], []]<I />[[('K', 4), ('K', 4), ('C', 2), ('OX', 2), ('C', 6), ('K', 36)], [], []]<O />[[('K', 4), ('K', 4), ('C', 2), ('OX', 2), ('C', 6)], [('K', 36)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [98.0, 2, 1, 1], 'I': [1.0, 576.0, 1.0, 1.0], 'O': [8.0, 12, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 442368, 442368], 'I': [192, 150528, 150528], 'O': [256, 903168, 903168], 'O_partial': [256, 0, 0], 'O_final': [0, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.5, 0.01, 0.0], 'I': [0.38, 0.0, 0.0], 'O': [0.5, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.04, 0.0], 'I': [0.38, 0.04, 0.0], 'O': [0.5, 0.04, 0.0]}<effective_mem_size_bit />{'W': [256, 73728, 442368], 'I': [192, 150528, 150528], 'O': [256, 25088, 903168], 'O_partial': [256, 0, 0], 'O_final': [0, 25088, 903168]}<total_unit_count />{'W': [784, 8, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 98, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [784, 784, 1, 1], 'O': [98, 98, 1, 1]}<duplicate_unit_count />{'W': [98.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 55296], [55296, 55296], [55296, 0]]<I />[[677376, 18816], [18816, 18816], [18816, 0]]<O />[[(1241856, 1354752), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(1241856, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 6912], [864, 864], [216, 0]]<I />[[84672, 2352], [294, 294], [74, 0]]<O />[[(155232, 169344), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([155232, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3317760</mac_count></basic_info><energy><total_energy />23859498.1<mem_energy_breakdown><W />[7.2, 171.2, 287.7]<I />[29.3, 58.3, 97.9]<O />[118.6, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />165888.0<total />23857791.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7063<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9225<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />14986<latency_cycle_without_data_loading />13824<ideal_computing_cycle />13824<data_loading><load_cycle_total />1162<load_cycle_individual />{'W': [4, 864, 0], 'I': [294, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 295}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-13823], [-12900, -12900], [-13824, -13824]], 'I': [[-13823], [-13824, -13824], [-13824, -13824]], 'O': [[-13824], [-13680, -12060], [-12060, -13383]]}<mem_stall_cycle_shared />{'W': [[-13823], [-12900, 0], [0, 0]], 'I': [[-13823], [-13824, 0], [0, 0]], 'O': [[-13824], [-13680, -12060], [-12060, -13383]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 442368, 442368], 'I': [192, 150528, 150528], 'O': [256, 903168, 903168], 'O_partial': [256, 0, 0], 'O_final': [0, 903168, 903168]}<data_size_each_level_total />{'W': [2048, 442368, 442368], 'I': [150528, 150528, 150528], 'O': [25088, 903168, 903168]}<loop_cycles_each_level />{'W': [64, 13824, 13824], 'I': [13824, 13824, 13824], 'O': [384, 13824, 13824]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [36, 1, 1], 'O': [6, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.0], [10.9, 10.9], [10.9, 10.9]], 'O': [[8.0, 0.7], [65.3, 65.3], [65.3, 65.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.5], [392.0, 10.9], [10.9, 10.9]], 'O': [[8.0, 4.0], [392.0, 65.3], [65.3, 65.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 0.0], [10.9, 10.9], [10.9, 0]], 'O': [[8.0, 0.7], [65.3, 65.3], [65.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [108.2, 108.2], [42.9, 65.3]], 'I': [[8.0, 0.0], [108.2, 108.2], [42.9, 65.3]], 'O': [[8.0, 0.7], [108.2, 108.2], [42.9, 65.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13824], [64, 64, 216], [13824, 13824, 1]], 'I': [[1, 1, 13824], [13824, 13824, 1], [13824, 13824, 1]], 'O': [[1, 1, 13824], [384, 384, 36], [13824, 13824, 1]]}<trans_time_real />{'W': [[0, 1, 13824], [[4, 64, 216], [4, 64, 216]], [[864, 13824, 1], [216, 13824, 1]]], 'I': [[0, 1, 13824], [[3, 13824, 1], [294, 13824, 1]], [[294, 13824, 1], [74, 13824, 1]]], 'O': [[0, 1, 13824], [[4, 384, 36], [49, 384, 36]], [[1764, 13824, 1], [441, 13824, 1]]]}<single_stall_cycle />{'W': [[-1], [-60, -60], [-12960, -13608]], 'I': [[-1], [-13821, -13530], [-13530, -13750]], 'O': [[-1], [-380, -335], [-12060, -13383]]}<single_stall_count />{'W': [13823, 215, 0], 'I': [13823, 0, 0], 'O': [13824, 36, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [860, 0], 'I': [0, 0], 'O': [1764, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12964, -13824], [-12060, -12060]], 1: [[-13824, -13824], [-12060, -13824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>