Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 31 15:08:36 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.734        0.000                      0                  211        0.170        0.000                      0                  211        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       43.562        0.000                      0                  152        0.242        0.000                      0                  152       49.500        0.000                       0                    90  
  clk_out2_design_1_clk_wiz_0_0        6.641        0.000                      0                   35        0.226        0.000                      0                   35        5.750        0.000                       0                    37  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.734        0.000                      0                   59        0.170        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       43.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.562ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        56.214ns  (logic 22.072ns (39.264%)  route 34.142ns (60.736%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.414    53.853    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I2_O)        0.124    53.977 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           1.412    55.389    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X26Y65         LUT5 (Prop_lut5_I0_O)        0.124    55.513 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_1/O
                         net (fo=1, routed)           0.000    55.513    design_1_i/hsv_to_rgb_0/inst/B[7]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.029    99.075    design_1_i/hsv_to_rgb_0/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         99.075    
                         arrival time                         -55.513    
  -------------------------------------------------------------------
                         slack                                 43.562    

Slack (MET) :             43.582ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        56.240ns  (logic 22.098ns (39.292%)  route 34.142ns (60.708%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.414    53.853    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I2_O)        0.124    53.977 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           1.412    55.389    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X26Y65         LUT5 (Prop_lut5_I2_O)        0.150    55.539 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    55.539    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.075    99.121    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.121    
                         arrival time                         -55.539    
  -------------------------------------------------------------------
                         slack                                 43.582    

Slack (MET) :             43.653ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        56.160ns  (logic 22.072ns (39.302%)  route 34.088ns (60.698%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.507    53.946    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT5 (Prop_lut5_I0_O)        0.124    54.070 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_4/O
                         net (fo=3, routed)           1.265    55.335    design_1_i/hsv_to_rgb_0/inst/R[6]_i_4_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.124    55.459 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    55.459    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.623    99.271    
                         clock uncertainty           -0.190    99.081    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    99.112    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.112    
                         arrival time                         -55.459    
  -------------------------------------------------------------------
                         slack                                 43.653    

Slack (MET) :             43.669ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        56.188ns  (logic 22.100ns (39.332%)  route 34.088ns (60.668%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.507    53.946    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT5 (Prop_lut5_I0_O)        0.124    54.070 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_4/O
                         net (fo=3, routed)           1.265    55.335    design_1_i/hsv_to_rgb_0/inst/R[6]_i_4_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I2_O)        0.152    55.487 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=1, routed)           0.000    55.487    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                         clock pessimism              0.623    99.271    
                         clock uncertainty           -0.190    99.081    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.075    99.156    design_1_i/hsv_to_rgb_0/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.156    
                         arrival time                         -55.487    
  -------------------------------------------------------------------
                         slack                                 43.669    

Slack (MET) :             43.827ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.952ns  (logic 22.072ns (39.448%)  route 33.880ns (60.552%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.414    53.853    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT6 (Prop_lut6_I2_O)        0.124    53.977 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           1.150    55.126    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X26Y65         LUT5 (Prop_lut5_I4_O)        0.124    55.250 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1/O
                         net (fo=1, routed)           0.000    55.250    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.031    99.077    design_1_i/hsv_to_rgb_0/inst/R_reg[7]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -55.250    
  -------------------------------------------------------------------
                         slack                                 43.827    

Slack (MET) :             44.054ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.726ns  (logic 22.072ns (39.608%)  route 33.654ns (60.392%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.294    52.129    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.124    52.253 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           1.091    53.344    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I0_O)        0.124    53.468 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           1.432    54.900    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X27Y65         LUT5 (Prop_lut5_I2_O)        0.124    55.024 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    55.024    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.032    99.078    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.078    
                         arrival time                         -55.024    
  -------------------------------------------------------------------
                         slack                                 44.054    

Slack (MET) :             44.059ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.755ns  (logic 22.072ns (39.587%)  route 33.683ns (60.413%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           1.480    53.315    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I2_O)        0.124    53.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.507    53.946    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X25Y58         LUT5 (Prop_lut5_I0_O)        0.124    54.070 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.860    54.930    design_1_i/hsv_to_rgb_0/inst/R[6]_i_4_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    55.054 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    55.054    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.623    99.271    
                         clock uncertainty           -0.190    99.081    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.032    99.113    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.113    
                         arrival time                         -55.054    
  -------------------------------------------------------------------
                         slack                                 44.059    

Slack (MET) :             44.245ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.533ns  (logic 22.072ns (39.746%)  route 33.461ns (60.254%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.294    52.129    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.124    52.253 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           1.091    53.344    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I0_O)        0.124    53.468 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           1.240    54.708    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X27Y65         LUT5 (Prop_lut5_I0_O)        0.124    54.832 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    54.832    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.031    99.077    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -54.832    
  -------------------------------------------------------------------
                         slack                                 44.245    

Slack (MET) :             44.261ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.561ns  (logic 22.100ns (39.776%)  route 33.461ns (60.224%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.294    52.129    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.124    52.253 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           1.091    53.344    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I0_O)        0.124    53.468 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           1.240    54.708    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X27Y65         LUT5 (Prop_lut5_I4_O)        0.152    54.860 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    54.860    design_1_i/hsv_to_rgb_0/inst/R[4]_i_1_n_0
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.588    99.236    
                         clock uncertainty           -0.190    99.046    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.075    99.121    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.121    
                         arrival time                         -54.860    
  -------------------------------------------------------------------
                         slack                                 44.261    

Slack (MET) :             44.282ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.582ns  (logic 22.072ns (39.711%)  route 33.510ns (60.289%))
  Logic Levels:           62  (CARRY4=33 DSP48E1=2 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 98.648 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.657    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.245 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=30, routed)          0.953     0.708    design_1_i/hsv_to_rgb_0/H[6]
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.832 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.832    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.259 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.792     2.051    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.357 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.935 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.838     3.773    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.301     4.074 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.336     5.410    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.261 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.263    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.781 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.896    12.677    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.153    12.830 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_611/O
                         net (fo=4, routed)           1.101    13.931    design_1_i/hsv_to_rgb_0/inst/R[5]_i_611_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.331    14.262 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_651/O
                         net (fo=1, routed)           0.000    14.262    design_1_i/hsv_to_rgb_0/inst/R[5]_i_651_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.663 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624/CO[3]
                         net (fo=1, routed)           0.000    14.663    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_624_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.777    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.891    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.225 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/O[1]
                         net (fo=2, routed)           1.198    16.423    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_6
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.329    16.752 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_548/O
                         net (fo=2, routed)           0.490    17.242    design_1_i/hsv_to_rgb_0/inst/R[5]_i_548_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.328    17.570 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_552/O
                         net (fo=1, routed)           0.000    17.570    design_1_i/hsv_to_rgb_0/inst/R[5]_i_552_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506/CO[3]
                         net (fo=1, routed)           0.000    18.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_506_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.220 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    18.220    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.337 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000    18.337    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.454 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457/CO[3]
                         net (fo=1, routed)           0.001    18.455    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1457_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    18.572    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1197_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.689    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_904_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.004 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901/O[3]
                         net (fo=5, routed)           1.211    20.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_901_n_4
    SLICE_X27Y45         LUT2 (Prop_lut2_I1_O)        0.307    20.522 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478/O
                         net (fo=1, routed)           0.000    20.522    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1478_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.072 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    21.072    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1203_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.406 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899/O[1]
                         net (fo=6, routed)           0.821    22.226    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_899_n_6
    SLICE_X26Y46         LUT4 (Prop_lut4_I2_O)        0.303    22.529 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201/O
                         net (fo=1, routed)           0.000    22.529    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1201_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.020 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           0.560    23.581    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.910 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.374    25.283    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    25.407    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.940 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.255 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[3]
                         net (fo=12, routed)          1.883    28.138    design_1_i/hsv_to_rgb_0/inst/p_0_in[7]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.307    28.445 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1598_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.843 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1331_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.957 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058/CO[3]
                         net (fo=1, routed)           0.001    28.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1058_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.292 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729/O[1]
                         net (fo=4, routed)           1.235    30.527    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_729_n_6
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.303    30.830 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_720/O
                         net (fo=2, routed)           1.210    32.040    design_1_i/hsv_to_rgb_0/inst/R[7]_i_720_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I0_O)        0.124    32.164 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_724/O
                         net (fo=1, routed)           0.000    32.164    design_1_i/hsv_to_rgb_0/inst/R[7]_i_724_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.562 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/CO[3]
                         net (fo=1, routed)           0.000    32.562    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.676 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    32.676    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_166_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.790 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    32.790    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_55_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.012 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_21/O[0]
                         net (fo=374, routed)         2.879    35.891    design_1_i/hsv_to_rgb_0/inst/p_1_in[31]
    SLICE_X10Y48         LUT3 (Prop_lut3_I2_O)        0.299    36.190 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106/O
                         net (fo=11, routed)          1.682    37.871    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1106_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124    37.995 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_787/O
                         net (fo=2, routed)           1.020    39.016    design_1_i/hsv_to_rgb_0/inst/R[7]_i_787_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I1_O)        0.124    39.140 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_791/O
                         net (fo=1, routed)           0.000    39.140    design_1_i/hsv_to_rgb_0/inst/R[7]_i_791_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.516 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429/CO[3]
                         net (fo=1, routed)           0.000    39.516    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_429_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437/O[3]
                         net (fo=3, routed)           1.434    41.264    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_437_n_4
    SLICE_X11Y53         LUT3 (Prop_lut3_I1_O)        0.307    41.571 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806/O
                         net (fo=2, routed)           0.465    42.036    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1806_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.124    42.160 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636/O
                         net (fo=2, routed)           0.866    43.027    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1636_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    43.151 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640/O
                         net (fo=1, routed)           0.000    43.151    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1640_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.549 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    43.549    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1396_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.788 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146/O[2]
                         net (fo=9, routed)           1.316    45.104    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1146_n_5
    SLICE_X15Y56         LUT3 (Prop_lut3_I1_O)        0.302    45.406 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_841/O
                         net (fo=1, routed)           0.545    45.952    design_1_i/hsv_to_rgb_0/inst/R[7]_i_841_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.459 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448/CO[3]
                         net (fo=1, routed)           0.000    46.459    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_448_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    46.573    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_197_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.907 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60/O[1]
                         net (fo=3, routed)           1.222    48.128    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_60_n_6
    SLICE_X24Y54         LUT4 (Prop_lut4_I0_O)        0.303    48.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_193/O
                         net (fo=1, routed)           0.643    49.074    design_1_i/hsv_to_rgb_0/inst/R[7]_i_193_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    49.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           0.848    50.367    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.329    50.696 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           1.014    51.711    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.124    51.835 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.616    52.451    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X17Y58         LUT6 (Prop_lut6_I1_O)        0.124    52.575 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_13/O
                         net (fo=1, routed)           0.598    53.173    design_1_i/hsv_to_rgb_0/inst/R[5]_i_13_n_0
    SLICE_X24Y58         LUT5 (Prop_lut5_I0_O)        0.124    53.297 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_4/O
                         net (fo=3, routed)           1.460    54.757    design_1_i/hsv_to_rgb_0/inst/R[5]_i_4_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I0_O)        0.124    54.881 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    54.881    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    98.648    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.623    99.271    
                         clock uncertainty           -0.190    99.081    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.081    99.162    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.162    
                         arrival time                         -54.881    
  -------------------------------------------------------------------
                         slack                                 44.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  design_1_i/BTNs_test_0/inst/H_reg[0]/Q
                         net (fo=4, routed)           0.079    -0.260    design_1_i/BTNs_test_0/inst/H[0]
    SLICE_X32Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.131 r  design_1_i/BTNs_test_0/inst/h0_carry_i_1/O[1]
                         net (fo=3, routed)           0.000    -0.131    design_1_i/BTNs_test_0/inst/h2[1]
    SLICE_X32Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.826    -0.737    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.130    -0.373    design_1_i/BTNs_test_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.245    design_1_i/BTNs_test_0/inst/counter1_reg[3]
    SLICE_X21Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.137 r  design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1_n_4
    SLICE_X21Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.827    -0.736    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                         clock pessimism              0.231    -0.504    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.105    -0.399    design_1_i/BTNs_test_0/inst/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.246    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X21Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X21Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.826    -0.737    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.231    -0.505    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.105    -0.400    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.507    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.246    design_1_i/BTNs_test_0/inst/counter1_reg[27]
    SLICE_X21Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_4
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.823    -0.740    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                         clock pessimism              0.232    -0.507    
    SLICE_X21Y62         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/BTNs_test_0/inst/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.244    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X21Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.826    -0.737    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.231    -0.505    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.105    -0.400    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.244    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X21Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X21Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.826    -0.737    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.231    -0.505    
    SLICE_X21Y59         FDRE (Hold_fdre_C_D)         0.105    -0.400    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.554    -0.506    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.245    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X21Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.137 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X21Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.231    -0.506    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.105    -0.401    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.554    -0.506    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.245    design_1_i/BTNs_test_0/inst/counter1_reg[23]
    SLICE_X21Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.137 r  design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1_n_4
    SLICE_X21Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                         clock pessimism              0.231    -0.506    
    SLICE_X21Y61         FDRE (Hold_fdre_C_D)         0.105    -0.401    design_1_i/BTNs_test_0/inst/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.552    -0.508    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.247    design_1_i/BTNs_test_0/inst/counter1_reg[31]
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.139 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_4
    SLICE_X21Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.822    -0.741    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                         clock pessimism              0.232    -0.508    
    SLICE_X21Y63         FDRE (Hold_fdre_C_D)         0.105    -0.403    design_1_i/BTNs_test_0/inst/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.507    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117    -0.249    design_1_i/BTNs_test_0/inst/counter1_reg[24]
    SLICE_X21Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.134 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_7
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.823    -0.740    design_1_i/BTNs_test_0/inst/clk
    SLICE_X21Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[24]/C
                         clock pessimism              0.232    -0.507    
    SLICE_X21Y62         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/BTNs_test_0/inst/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y60     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y60     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y59     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y61     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y61     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y63     design_1_i/BTNs_test_0/inst/h_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y63     design_1_i/BTNs_test_0/inst/h_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y63     design_1_i/BTNs_test_0/inst/h_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y63     design_1_i/BTNs_test_0/inst/h_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y63     design_1_i/BTNs_test_0/inst/h_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y63     design_1_i/BTNs_test_0/inst/h_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y64     design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y64     design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y64     design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y60     design_1_i/BTNs_test_0/inst/H_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y60     design_1_i/BTNs_test_0/inst/H_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y59     design_1_i/BTNs_test_0/inst/H_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y60     design_1_i/BTNs_test_0/inst/H_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y68     design_1_i/BTNs_test_0/inst/h_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y67     design_1_i/BTNs_test_0/inst/h_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y67     design_1_i/BTNs_test_0/inst/h_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.103ns (38.218%)  route 3.400ns (61.782%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 11.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.277     4.121    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     4.245 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.245    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.795 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.795    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.479    11.147    design_1_i/PWM_0/inst/clk
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.623    11.770    
                         clock uncertainty           -0.135    11.635    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.198    11.437    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.086ns (39.450%)  route 3.202ns (60.550%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 11.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.079     3.923    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I3_O)        0.124     4.047 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.047    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.580 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.580    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.479    11.147    design_1_i/PWM_0/inst/clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.623    11.770    
                         clock uncertainty           -0.135    11.635    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)       -0.150    11.485    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.086ns (40.680%)  route 3.042ns (59.320%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.919     3.764    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I3_O)        0.124     3.888 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.888    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.421 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.421    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.476    11.144    design_1_i/PWM_0/inst/clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.623    11.767    
                         clock uncertainty           -0.135    11.632    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)       -0.150    11.482    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.429ns (31.587%)  route 3.095ns (68.413%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     3.817    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    11.465    design_1_i/PWM_0/inst/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.429ns (31.587%)  route 3.095ns (68.413%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     3.817    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    11.465    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.429ns (31.587%)  route 3.095ns (68.413%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     3.817    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    11.465    design_1_i/PWM_0/inst/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.429ns (31.587%)  route 3.095ns (68.413%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     3.817    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    11.465    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.429ns (32.606%)  route 2.954ns (67.394%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.831     3.675    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X31Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.429    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.429ns (32.606%)  route 2.954ns (67.394%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.831     3.675    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
                         clock pessimism              0.623    11.769    
                         clock uncertainty           -0.135    11.634    
    SLICE_X31Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.429    design_1_i/PWM_0/inst/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.429ns (33.681%)  route 2.814ns (66.319%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.651    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  design_1_i/PWM_0/inst/temp1_reg[0]/Q
                         net (fo=1, routed)           1.044     0.792    design_1_i/PWM_0/inst/temp1[0]
    SLICE_X29Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.916 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.452 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     2.532    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     2.845 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.691     3.536    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.476    11.144    design_1_i/PWM_0/inst/clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.623    11.767    
                         clock uncertainty           -0.135    11.632    
    SLICE_X31Y68         FDRE (Setup_fdre_C_CE)      -0.205    11.427    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  7.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.509    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.138    -0.207    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.045    -0.162 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.745    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.121    -0.388    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.509    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.187    -0.158    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.043    -0.115 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.745    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.133    -0.376    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.508    design_1_i/PWM_0/inst/clk
    SLICE_X27Y68         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=9, routed)           0.168    -0.199    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X27Y68         LUT5 (Prop_lut5_I2_O)        0.045    -0.154 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X27Y68         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X27Y68         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.235    -0.508    
    SLICE_X27Y68         FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.507    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=10, routed)          0.186    -0.157    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X28Y67         LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.235    -0.507    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.121    -0.386    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.638%)  route 0.250ns (57.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.508    design_1_i/PWM_0/inst/clk
    SLICE_X27Y68         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=9, routed)           0.250    -0.117    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.072 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.268    -0.474    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.121    -0.353    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.062%)  route 0.235ns (52.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.507    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=10, routed)          0.235    -0.108    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X28Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.063 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.235    -0.507    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.120    -0.387    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.249ns (54.551%)  route 0.207ns (45.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.509    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.207    -0.154    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X28Y69         LUT5 (Prop_lut5_I4_O)        0.101    -0.053 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.745    design_1_i/PWM_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.131    -0.378    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.305ns (61.746%)  route 0.189ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.507    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.154    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.049    -0.105 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.013 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.013    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.742    design_1_i/PWM_0/inst/clk
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.026    -0.466    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.297ns (55.818%)  route 0.235ns (44.182%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.507    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 f  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=10, routed)          0.235    -0.108    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X28Y66         LUT5 (Prop_lut5_I3_O)        0.049    -0.059 r  design_1_i/PWM_0/inst/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.059    design_1_i/PWM_0/inst/i__carry_i_2__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.025 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.025    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.742    design_1_i/PWM_0/inst/clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.055    -0.437    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.299ns (53.072%)  route 0.264ns (46.928%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.507    design_1_i/PWM_0/inst/clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.264    -0.079    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X28Y68         LUT5 (Prop_lut5_I3_O)        0.044    -0.035 r  design_1_i/PWM_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.035    design_1_i/PWM_0/inst/i__carry_i_1__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.056 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.056    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.055    -0.439    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y67     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X27Y68     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y67     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X28Y67     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X29Y66     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y66     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y70     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X29Y70     design_1_i/PWM_0/inst/temp2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X27Y70     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X27Y70     design_1_i/PWM_0/inst/temp2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X27Y70     design_1_i/PWM_0/inst/temp2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X27Y70     design_1_i/PWM_0/inst/temp2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X29Y70     design_1_i/PWM_0/inst/temp2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y70     design_1_i/PWM_0/inst/temp2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y69     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X27Y68     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X28Y68     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X29Y68     design_1_i/PWM_0/inst/temp3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y68     design_1_i/PWM_0/inst/temp3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X29Y69     design_1_i/PWM_0/inst/temp3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X30Y68     design_1_i/PWM_0/inst/temp3_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.296ns (33.214%)  route 4.617ns (66.786%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 11.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.277     5.534    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.658 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.658    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.208 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.208    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.479    11.147    design_1_i/PWM_0/inst/clk
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.450    
                         clock uncertainty           -0.310    11.140    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.198    10.942    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 2.279ns (34.026%)  route 4.419ns (65.974%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 11.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.079     5.336    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.460 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.460    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.993 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.479    11.147    design_1_i/PWM_0/inst/clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.450    
                         clock uncertainty           -0.310    11.140    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)       -0.150    10.990    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.990    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 2.279ns (34.859%)  route 4.259ns (65.141%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.919     5.176    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I3_O)        0.124     5.300 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.300    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.833    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.476    11.144    design_1_i/PWM_0/inst/clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.447    
                         clock uncertainty           -0.310    11.137    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)       -0.150    10.987    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.622ns (27.334%)  route 4.312ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     5.229    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.970    design_1_i/PWM_0/inst/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.622ns (27.334%)  route 4.312ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     5.229    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.970    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.622ns (27.334%)  route 4.312ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     5.229    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.970    design_1_i/PWM_0/inst/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.622ns (27.334%)  route 4.312ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.972     5.229    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X30Y67         FDRE (Setup_fdre_C_CE)      -0.169    10.970    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.622ns (28.001%)  route 4.171ns (71.999%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.831     5.087    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X31Y67         FDRE (Setup_fdre_C_CE)      -0.205    10.934    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.622ns (28.001%)  route 4.171ns (71.999%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.831     5.087    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.478    11.146    design_1_i/PWM_0/inst/clk
    SLICE_X31Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
                         clock pessimism              0.303    11.449    
                         clock uncertainty           -0.310    11.139    
    SLICE_X31Y67         FDRE (Setup_fdre_C_CE)      -0.205    10.934    design_1_i/PWM_0/inst/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.622ns (28.694%)  route 4.031ns (71.306%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.653    -0.705    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.227 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=4, routed)           2.261     2.033    design_1_i/PWM_0/inst/R[2]
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.295     2.328 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.328    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.864 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           1.079     3.944    design_1_i/PWM_0/inst/counter30_out
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.313     4.257 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.691     4.948    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.476    11.144    design_1_i/PWM_0/inst/clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.303    11.447    
                         clock uncertainty           -0.310    11.137    
    SLICE_X31Y68         FDRE (Setup_fdre_C_CE)      -0.205    10.932    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  5.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.148ns (18.489%)  route 0.652ns (81.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.357 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/Q
                         net (fo=4, routed)           0.652     0.295    design_1_i/PWM_0/inst/R[0]
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X29Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
                         clock pessimism              0.552    -0.191    
                         clock uncertainty            0.310     0.119    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.006     0.125    design_1_i/PWM_0/inst/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.319ns (37.159%)  route 0.539ns (62.841%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/Q
                         net (fo=4, routed)           0.539     0.162    design_1_i/PWM_0/inst/G[6]
    SLICE_X28Y66         LUT5 (Prop_lut5_I1_O)        0.100     0.262 r  design_1_i/PWM_0/inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     0.262    design_1_i/PWM_0/inst/i__carry_i_1__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.353 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.353    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.742    design_1_i/PWM_0/inst/clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.190    
                         clock uncertainty            0.310     0.120    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.055     0.175    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.277ns (33.341%)  route 0.554ns (66.659%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/Q
                         net (fo=4, routed)           0.554     0.190    design_1_i/PWM_0/inst/R[6]
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.044     0.234 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.234    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.326 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.326    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.742    design_1_i/PWM_0/inst/clk
    SLICE_X29Y66         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.190    
                         clock uncertainty            0.310     0.120    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.026     0.146    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.129%)  route 0.733ns (83.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=4, routed)           0.733     0.369    design_1_i/PWM_0/inst/B[3]
    SLICE_X30Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.310     0.118    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.059     0.177    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.164ns (18.524%)  route 0.721ns (81.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=4, routed)           0.721     0.380    design_1_i/PWM_0/inst/G[2]
    SLICE_X27Y70         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.746    design_1_i/PWM_0/inst/clk
    SLICE_X27Y70         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.310     0.116    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.070     0.186    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.128ns (14.752%)  route 0.740ns (85.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/Q
                         net (fo=4, routed)           0.740     0.362    design_1_i/PWM_0/inst/G[7]
    SLICE_X28Y70         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.746    design_1_i/PWM_0/inst/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.310     0.116    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.034     0.150    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.552%)  route 0.766ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/Q
                         net (fo=4, routed)           0.766     0.401    design_1_i/PWM_0/inst/B[1]
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.310     0.118    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.070     0.188    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.849%)  route 0.749ns (84.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=4, routed)           0.749     0.384    design_1_i/PWM_0/inst/B[4]
    SLICE_X30Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.310     0.118    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.052     0.170    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.983%)  route 0.748ns (82.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=4, routed)           0.748     0.407    design_1_i/PWM_0/inst/B[2]
    SLICE_X29Y69         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.745    design_1_i/PWM_0/inst/clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.552    -0.193    
                         clock uncertainty            0.310     0.117    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.070     0.187    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.280ns (31.081%)  route 0.621ns (68.919%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.555    -0.505    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X29Y65         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/Q
                         net (fo=4, routed)           0.621     0.257    design_1_i/PWM_0/inst/B[6]
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.048     0.305 r  design_1_i/PWM_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    design_1_i/PWM_0/inst/i__carry_i_1__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.396 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.396    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.744    design_1_i/PWM_0/inst/clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.310     0.118    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.055     0.173    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.223    





