// Seed: 3947148310
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd71,
    parameter id_5 = 32'd73
) (
    input  wire  _id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  tri1  _id_5,
    output uwire id_6
);
  wire [(  id_5  -  -1  ) : id_0] id_8, id_9;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  wire id_10;
  assign id_2 = -1;
  wire [-1 : 1] id_11;
endmodule
