$date
	Thu May 19 23:58:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module random_tb $end
$var wire 1 ! X_tb $end
$var reg 1 " clk_tb $end
$var reg 1 # clr_tb $end
$scope module random_1 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 ! X $end
$var reg 3 $ Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
1#
0"
1!
$end
#5
1"
#10
b11 $
0#
0"
#15
1"
#20
b101 $
0"
#25
1"
#30
0!
b10 $
0"
#35
1"
#40
1!
b1 $
0"
#45
1"
#50
0!
b100 $
0"
#55
1"
#60
b110 $
0"
#65
1"
#70
1!
b111 $
0"
#75
1"
#80
b11 $
0"
#85
1"
#90
b101 $
0"
#95
1"
#100
0!
b10 $
0"
#105
1"
#110
1!
b1 $
0"
#115
1"
#120
0!
b100 $
0"
#125
1"
#130
b110 $
0"
#135
1"
#140
1!
b111 $
0"
#145
1"
#150
b11 $
0"
