Analysis & Synthesis report for datapath_lb
Mon Oct 20 05:45:16 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "memin_mux:i2"
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Oct 20 05:45:16 2014      ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; datapath_lb                                ;
; Top-level Entity Name       ; datapath_lb                                ;
; Family                      ; MAX V                                      ;
; Total logic elements        ; 62                                         ;
; Total pins                  ; 134                                        ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; datapath_lb        ; datapath_lb        ;
; Family name                                                                ; MAX V              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------------------------+-----------------+------------------------+----------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type              ; File Name with Absolute Path                       ; Library ;
+----------------------------------------------------+-----------------+------------------------+----------------------------------------------------+---------+
; C:/Users/Utkarsh/Google Drive/EE337 Project/lc3b.v ; yes             ; User Verilog HDL File  ; C:/Users/Utkarsh/Google Drive/EE337 Project/lc3b.v ;         ;
+----------------------------------------------------+-----------------+------------------------+----------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Total logic elements                        ; 62           ;
;     -- Combinational with no register       ; 62           ;
;     -- Register only                        ; 0            ;
;     -- Combinational with a register        ; 0            ;
;                                             ;              ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 15           ;
;     -- 3 input functions                    ; 45           ;
;     -- 2 input functions                    ; 2            ;
;     -- 1 input functions                    ; 0            ;
;     -- 0 input functions                    ; 0            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 62           ;
;     -- arithmetic mode                      ; 0            ;
;     -- qfbk mode                            ; 0            ;
;     -- register cascade mode                ; 0            ;
;     -- synchronous clear/load mode          ; 0            ;
;     -- asynchronous clear/load mode         ; 0            ;
;                                             ;              ;
; Total registers                             ; 0            ;
; I/O pins                                    ; 134          ;
; Maximum fan-out node                        ; mem_out_ctrl ;
; Maximum fan-out                             ; 32           ;
; Total fan-out                               ; 263          ;
; Average fan-out                             ; 1.34         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+--------------+
; |datapath_lb               ; 62 (0)      ; 0            ; 0          ; 134  ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath_lb               ; work         ;
;    |lshft:i10|             ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath_lb|lshft:i10     ; work         ;
;    |memout_mux:i3|         ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath_lb|memout_mux:i3 ; work         ;
;    |sext8:i4|              ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath_lb|sext8:i4      ; work         ;
;    |sx_mux:i9|             ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath_lb|sx_mux:i9     ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; memout_mux:i3|to_ir[0]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[1]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[2]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[3]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[4]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[5]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[6]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[7]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[8]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[9]                              ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[10]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[11]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[12]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[13]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[14]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_ir[15]                             ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[0]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[1]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[2]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[3]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[4]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[5]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[6]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[7]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[8]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[9]                           ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[10]                          ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[11]                          ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[12]                          ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[13]                          ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[14]                          ; mem_out_ctrl        ; yes                    ;
; memout_mux:i3|to_dr_in[15]                          ; mem_out_ctrl        ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath_lb|sx_mux:i9|to_lshft[9] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |datapath_lb|sx_mux:i9|to_lshft[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memin_mux:i2"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; memory_datain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Oct 20 05:45:13 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath_lb -c datapath_lb
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 25 design units, including 25 entities, in source file c:/users/utkarsh/google drive/ee337 project/lc3b.v
    Info (12023): Found entity 1: pc_addr
    Info (12023): Found entity 2: pc_mux
    Info (12023): Found entity 3: pc_addr_mux
    Info (12023): Found entity 4: mar_mux
    Info (12023): Found entity 5: pc_add2
    Info (12023): Found entity 6: pc_load
    Info (12023): Found entity 7: memory_finale
    Info (12023): Found entity 8: lc3b
    Info (12023): Found entity 9: RegFile
    Info (12023): Found entity 10: Dr_in_Mux
    Info (12023): Found entity 11: ALU
    Info (12023): Found entity 12: Shifter
    Info (12023): Found entity 13: SR2mux
    Info (12023): Found entity 14: store_mux
    Info (12023): Found entity 15: memin_mux
    Info (12023): Found entity 16: memout_mux
    Info (12023): Found entity 17: sext8
    Info (12023): Found entity 18: sext5
    Info (12023): Found entity 19: sext6
    Info (12023): Found entity 20: sext9
    Info (12023): Found entity 21: sext11
    Info (12023): Found entity 22: sx_mux
    Info (12023): Found entity 23: lshft
    Info (12023): Found entity 24: datapath_lb
    Info (12023): Found entity 25: controlpath
Info (12127): Elaborating entity "datapath_lb" for the top level hierarchy
Info (12128): Elaborating entity "store_mux" for hierarchy "store_mux:i1"
Info (12128): Elaborating entity "memin_mux" for hierarchy "memin_mux:i2"
Info (12128): Elaborating entity "memout_mux" for hierarchy "memout_mux:i3"
Warning (10240): Verilog HDL Always Construct warning at lc3b.v(321): inferring latch(es) for variable "to_ir", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lc3b.v(321): inferring latch(es) for variable "to_dr_in", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "to_dr_in[0]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[1]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[2]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[3]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[4]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[5]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[6]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[7]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[8]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[9]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[10]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[11]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[12]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[13]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[14]" at lc3b.v(322)
Info (10041): Inferred latch for "to_dr_in[15]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[0]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[1]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[2]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[3]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[4]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[5]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[6]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[7]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[8]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[9]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[10]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[11]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[12]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[13]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[14]" at lc3b.v(322)
Info (10041): Inferred latch for "to_ir[15]" at lc3b.v(322)
Info (12128): Elaborating entity "sext8" for hierarchy "sext8:i4"
Info (12128): Elaborating entity "sext5" for hierarchy "sext5:i5"
Info (12128): Elaborating entity "sext6" for hierarchy "sext6:i6"
Info (12128): Elaborating entity "sext9" for hierarchy "sext9:i7"
Info (12128): Elaborating entity "sext11" for hierarchy "sext11:i8"
Info (12128): Elaborating entity "sx_mux" for hierarchy "sx_mux:i9"
Info (12128): Elaborating entity "lshft" for hierarchy "lshft:i10"
Warning (10230): Verilog HDL assignment warning at lc3b.v(391): truncated value with size 32 to match size of target (16)
Warning (21074): Design contains 49 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "memory_datain[0]"
    Warning (15610): No output dependent on input pin "memory_datain[1]"
    Warning (15610): No output dependent on input pin "memory_datain[2]"
    Warning (15610): No output dependent on input pin "memory_datain[3]"
    Warning (15610): No output dependent on input pin "memory_datain[4]"
    Warning (15610): No output dependent on input pin "memory_datain[5]"
    Warning (15610): No output dependent on input pin "memory_datain[6]"
    Warning (15610): No output dependent on input pin "memory_datain[7]"
    Warning (15610): No output dependent on input pin "memory_datain[8]"
    Warning (15610): No output dependent on input pin "memory_datain[9]"
    Warning (15610): No output dependent on input pin "memory_datain[10]"
    Warning (15610): No output dependent on input pin "memory_datain[11]"
    Warning (15610): No output dependent on input pin "memory_datain[12]"
    Warning (15610): No output dependent on input pin "memory_datain[13]"
    Warning (15610): No output dependent on input pin "memory_datain[14]"
    Warning (15610): No output dependent on input pin "memory_datain[15]"
    Warning (15610): No output dependent on input pin "word"
    Warning (15610): No output dependent on input pin "mar[0]"
    Warning (15610): No output dependent on input pin "mar[1]"
    Warning (15610): No output dependent on input pin "mar[2]"
    Warning (15610): No output dependent on input pin "mar[3]"
    Warning (15610): No output dependent on input pin "mar[4]"
    Warning (15610): No output dependent on input pin "mar[5]"
    Warning (15610): No output dependent on input pin "mar[6]"
    Warning (15610): No output dependent on input pin "mar[7]"
    Warning (15610): No output dependent on input pin "mar[8]"
    Warning (15610): No output dependent on input pin "mar[9]"
    Warning (15610): No output dependent on input pin "mar[10]"
    Warning (15610): No output dependent on input pin "mar[11]"
    Warning (15610): No output dependent on input pin "mar[12]"
    Warning (15610): No output dependent on input pin "mar[13]"
    Warning (15610): No output dependent on input pin "mar[14]"
    Warning (15610): No output dependent on input pin "mar[15]"
    Warning (15610): No output dependent on input pin "dr_out[0]"
    Warning (15610): No output dependent on input pin "dr_out[1]"
    Warning (15610): No output dependent on input pin "dr_out[2]"
    Warning (15610): No output dependent on input pin "dr_out[3]"
    Warning (15610): No output dependent on input pin "dr_out[4]"
    Warning (15610): No output dependent on input pin "dr_out[5]"
    Warning (15610): No output dependent on input pin "dr_out[6]"
    Warning (15610): No output dependent on input pin "dr_out[7]"
    Warning (15610): No output dependent on input pin "dr_out[8]"
    Warning (15610): No output dependent on input pin "dr_out[9]"
    Warning (15610): No output dependent on input pin "dr_out[10]"
    Warning (15610): No output dependent on input pin "dr_out[11]"
    Warning (15610): No output dependent on input pin "dr_out[12]"
    Warning (15610): No output dependent on input pin "dr_out[13]"
    Warning (15610): No output dependent on input pin "dr_out[14]"
    Warning (15610): No output dependent on input pin "dr_out[15]"
Info (21057): Implemented 196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 70 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 62 logic cells
Info (144001): Generated suppressed messages file U:/Acads 5th Sem/EE 337 Lab/project lc-3b/datapath/output_files/datapath_lb.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Mon Oct 20 05:45:17 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/Acads 5th Sem/EE 337 Lab/project lc-3b/datapath/output_files/datapath_lb.map.smsg.


