TimeQuest Timing Analyzer report for signal_generator
Thu Jun 25 02:15:42 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50M'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50M'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50M'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name      ; signal_generator                                  ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE10E22C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; signal_generator.sdc ; OK     ; Thu Jun 25 02:15:41 2015 ;
+----------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk50M                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk50M }                                               ;
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk50M ; osc_200M|altpll_component|auto_generated|pll1|inclk[0] ; { osc_200M|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 214.5 MHz ; 214.5 MHz       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.395 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 2.061 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 1.431 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk50M                                               ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.338 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.581      ;
; 0.338 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.581      ;
; 0.338 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.581      ;
; 0.338 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.581      ;
; 0.387 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.532      ;
; 0.387 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.532      ;
; 0.387 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.532      ;
; 0.387 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.532      ;
; 0.573 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.346      ;
; 0.573 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.346      ;
; 0.573 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.346      ;
; 0.573 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.346      ;
; 0.578 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.341      ;
; 0.578 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.341      ;
; 0.578 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.341      ;
; 0.606 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.312      ;
; 0.627 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.292      ;
; 0.627 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.292      ;
; 0.627 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.292      ;
; 0.639 ; accumulator[0]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.280      ;
; 0.700 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.219      ;
; 0.700 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.219      ;
; 0.700 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.219      ;
; 0.700 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.219      ;
; 0.740 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.178      ;
; 0.770 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.148      ;
; 0.771 ; ctrl:ctrl_0|adder_reg[2]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.147      ;
; 0.782 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.136      ;
; 0.813 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.106      ;
; 0.813 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.106      ;
; 0.813 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.106      ;
; 0.815 ; accumulator[0]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.104      ;
; 0.847 ; accumulator[2]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 4.072      ;
; 0.886 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.032      ;
; 0.908 ; ctrl:ctrl_0|adder_reg[4]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 4.010      ;
; 0.914 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.545      ;
; 0.928 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.990      ;
; 0.936 ; accumulator[1]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.983      ;
; 0.940 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.519      ;
; 0.940 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.979      ;
; 0.940 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.979      ;
; 0.940 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.979      ;
; 0.944 ; ctrl:ctrl_0|baud_gen:BG|counter[7]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.515      ;
; 0.947 ; ctrl:ctrl_0|adder_reg[2]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.971      ;
; 0.961 ; accumulator[0]                      ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.958      ;
; 0.966 ; accumulator[1]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.953      ;
; 0.972 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.946      ;
; 1.002 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.916      ;
; 1.012 ; accumulator[2]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.907      ;
; 1.015 ; ctrl:ctrl_0|adder_reg[5]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.903      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.019 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.341      ;
; 1.033 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.426      ;
; 1.033 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.426      ;
; 1.033 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.426      ;
; 1.033 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.426      ;
; 1.037 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 3.863      ;
; 1.044 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[25]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.874      ;
; 1.045 ; ctrl:ctrl_0|adder_reg[5]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.873      ;
; 1.049 ; ctrl:ctrl_0|adder_reg[6]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.869      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.068 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 4.292      ;
; 1.077 ; accumulator[0]                      ; accumulator[25]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.842      ;
; 1.082 ; accumulator[1]                      ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.837      ;
; 1.084 ; ctrl:ctrl_0|adder_reg[4]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.834      ;
; 1.085 ; accumulator[3]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.834      ;
; 1.088 ; ctrl:ctrl_0|baud_gen:BG|counter[9]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.371      ;
; 1.093 ; ctrl:ctrl_0|adder_reg[2]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.825      ;
; 1.115 ; accumulator[3]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.804      ;
; 1.118 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.800      ;
; 1.158 ; accumulator[2]                      ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.761      ;
; 1.161 ; ctrl:ctrl_0|adder_reg[5]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.757      ;
; 1.168 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 3.732      ;
; 1.181 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.738      ;
; 1.181 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.738      ;
; 1.181 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.738      ;
; 1.181 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.738      ;
; 1.185 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.734      ;
; 1.185 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.734      ;
; 1.185 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.734      ;
; 1.185 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.734      ;
; 1.186 ; ctrl:ctrl_0|baud_gen:BG|ce_16       ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 3.730      ;
; 1.188 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.271      ;
; 1.188 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.271      ;
; 1.188 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.271      ;
; 1.188 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.542     ; 3.271      ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.395 ; ctrl:ctrl_0|adder_reg[27]            ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.223      ;
; 0.447 ; ctrl:ctrl_0|adder_reg[24]            ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.275      ;
; 0.452 ; ctrl:ctrl_0|rcv_state[1]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_0|rcv_state[2]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:rst_gen|rst            ; powerup_reset:rst_gen|rst                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[0]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:rst_gen|tick_timer[1]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; powerup_reset:rst_gen|tick_timer[3]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; ctrl:ctrl_0|uart_rx:URX|rx_busy                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.496 ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.809      ;
; 0.498 ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.504 ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.508 ; ctrl:ctrl_0|adder_reg[0]             ; ctrl:ctrl_0|adder_reg[8]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; ctrl:ctrl_0|adder_reg[5]             ; ctrl:ctrl_0|adder_reg[13]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; ctrl:ctrl_0|adder_reg[20]            ; ctrl:ctrl_0|adder_reg[28]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.519 ; accumulator[31]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.244      ;
; 0.524 ; ctrl:ctrl_0|adder_reg[21]            ; ctrl:ctrl_0|adder_reg[29]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; ctrl:ctrl_0|adder_reg[16]            ; ctrl:ctrl_0|adder_reg[24]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; accumulator[28]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.251      ;
; 0.526 ; ctrl:ctrl_0|adder_reg[7]             ; ctrl:ctrl_0|adder_reg[15]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; ctrl:ctrl_0|adder_reg[15]            ; ctrl:ctrl_0|adder_reg[23]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; ctrl:ctrl_0|adder_reg[6]             ; ctrl:ctrl_0|adder_reg[14]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.529 ; ctrl:ctrl_0|adder_reg[11]            ; ctrl:ctrl_0|adder_reg[19]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.823      ;
; 0.558 ; accumulator[23]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.386      ;
; 0.574 ; accumulator[22]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.402      ;
; 0.583 ; accumulator[25]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.411      ;
; 0.615 ; accumulator[28]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.443      ;
; 0.629 ; ctrl:ctrl_0|adder_reg[26]            ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.458      ;
; 0.642 ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.645 ; ctrl:ctrl_0|adder_reg[29]            ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.473      ;
; 0.648 ; ctrl:ctrl_0|adder_reg[3]             ; ctrl:ctrl_0|adder_reg[11]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.648 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.650 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.666 ; ctrl:ctrl_0|adder_reg[22]            ; ctrl:ctrl_0|adder_reg[30]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.667 ; ctrl:ctrl_0|adder_reg[4]             ; ctrl:ctrl_0|adder_reg[12]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.671 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.425      ;
; 0.680 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.434      ;
; 0.690 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.444      ;
; 0.697 ; accumulator[21]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.525      ;
; 0.698 ; accumulator[23]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.526      ;
; 0.699 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.453      ;
; 0.705 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.714 ; accumulator[25]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.439      ;
; 0.714 ; accumulator[25]                      ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.542      ;
; 0.714 ; accumulator[22]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.542      ;
; 0.715 ; accumulator[20]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.543      ;
; 0.720 ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; ctrl:ctrl_0|wf_reg[5]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.723 ; ctrl:ctrl_0|adder_reg[17]            ; ctrl:ctrl_0|adder_reg[25]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.735 ; accumulator[16]                      ; accumulator[16]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; accumulator[3]                       ; accumulator[3]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; accumulator[22]                      ; accumulator[22]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; accumulator[13]                      ; accumulator[13]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; accumulator[19]                      ; accumulator[19]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; accumulator[15]                      ; accumulator[15]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; accumulator[12]                      ; accumulator[12]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; accumulator[10]                      ; accumulator[10]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; accumulator[9]                       ; accumulator[9]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; accumulator[4]                       ; accumulator[4]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; accumulator[21]                      ; accumulator[21]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; accumulator[17]                      ; accumulator[17]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; accumulator[11]                      ; accumulator[11]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; accumulator[8]                       ; accumulator[8]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; accumulator[6]                       ; accumulator[6]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; accumulator[5]                       ; accumulator[5]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; accumulator[1]                       ; accumulator[1]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; accumulator[20]                      ; accumulator[20]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; accumulator[14]                      ; accumulator[14]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; accumulator[23]                      ; accumulator[23]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; accumulator[7]                       ; accumulator[7]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; accumulator[27]                      ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; accumulator[24]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; accumulator[26]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; accumulator[29]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.057      ;
; 0.745 ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; ctrl:ctrl_0|wf_reg[2]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.750 ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.063      ;
; 0.752 ; ctrl:ctrl_0|adder_reg[28]            ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.580      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.061 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.860      ;
; 2.061 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.860      ;
; 2.061 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.860      ;
; 2.061 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.502 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.361      ; 2.860      ;
; 2.779 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.142      ;
; 2.779 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.142      ;
; 2.779 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.142      ;
; 2.779 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.142      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.802 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.116      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 2.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.057      ;
; 3.079 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.840      ;
; 3.079 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.840      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.431 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.431 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.594 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.887      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.641 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.689 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.985      ;
; 1.689 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.985      ;
; 1.689 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.985      ;
; 1.689 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.985      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 1.818 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.574      ;
; 2.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.574      ;
; 2.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.574      ;
; 2.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.574      ;
; 2.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.574      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[0]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[1]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[2]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[3]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[4]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[5]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[6]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[7]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[10]                                                                           ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[11]                                                                           ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[4]                                                                            ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ;
; 2.194 ; 2.414        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ;
; 2.197 ; 2.417        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[24]                                                                                               ;
; 2.197 ; 2.417        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[26]                                                                                               ;
; 2.197 ; 2.417        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[27]                                                                                               ;
; 2.197 ; 2.417        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[29]                                                                                               ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]                                                                           ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]                                                                            ;
; 2.217 ; 2.437        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|ce_16                                                                                 ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[0]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[12]                                                                           ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[1]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[2]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[3]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[5]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[6]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[0]                                                                                      ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[1]                                                                                      ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[2]                                                                                      ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[0]                                                                          ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[3]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|new_rx_data                                                                           ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_busy                                                                               ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[0]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[1]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[2]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[3]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[4]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[5]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[6]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[7]                                                                                         ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|rst                                                                                     ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[0]                                                                           ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[1]                                                                           ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[2]                                                                           ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[3]                                                                           ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[16]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[17]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[18]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[19]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[20]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[21]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[22]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[23]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[25]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[28]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[30]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[31]                                                                                               ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[17]                                                                                     ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[18]                                                                                     ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[25]                                                                                     ;
; 2.219 ; 2.439        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[26]                                                                                     ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[0]                                                                                                ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[10]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[11]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[12]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[13]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[14]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[15]                                                                                               ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[1]                                                                                                ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[2]                                                                                                ;
; 2.220 ; 2.440        ; 0.220          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[3]                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50M'                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk50M ; Rise       ; clk50M                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; 4.747 ; 4.965 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; 2.556 ; 2.762 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; -3.938 ; -4.156 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; -1.763 ; -1.931 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 5.418  ; 5.344  ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 14.116 ; 14.569 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 11.420 ; 11.292 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 13.999 ; 14.323 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 12.640 ; 12.423 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 12.912 ; 12.670 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 13.245 ; 13.066 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 12.392 ; 12.176 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 14.116 ; 14.569 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 12.622 ; 12.319 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 4.823 ; 4.753 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 5.908 ; 5.674 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 6.241 ; 6.101 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 7.722 ; 8.140 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 6.411 ; 6.221 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 6.481 ; 6.237 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 6.330 ; 6.093 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 5.908 ; 5.674 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 7.167 ; 7.677 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 6.071 ; 5.805 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 7.303 ; 7.473 ;       ;
; key1       ; signal_out[1] ;       ; 8.814 ; 8.428 ;       ;
; key1       ; signal_out[2] ;       ; 6.919 ; 7.124 ;       ;
; key1       ; signal_out[3] ;       ; 6.929 ; 7.193 ;       ;
; key1       ; signal_out[4] ;       ; 7.158 ; 7.401 ;       ;
; key1       ; signal_out[5] ;       ; 6.643 ; 6.836 ;       ;
; key1       ; signal_out[6] ;       ; 8.359 ; 7.914 ;       ;
; key1       ; signal_out[7] ; 6.852 ;       ;       ; 6.862 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 6.989 ; 7.164 ;       ;
; key1       ; signal_out[1] ;       ; 8.585 ; 8.192 ;       ;
; key1       ; signal_out[2] ;       ; 6.687 ; 6.887 ;       ;
; key1       ; signal_out[3] ;       ; 6.703 ; 6.958 ;       ;
; key1       ; signal_out[4] ;       ; 6.851 ; 7.098 ;       ;
; key1       ; signal_out[5] ;       ; 6.428 ; 6.615 ;       ;
; key1       ; signal_out[6] ;       ; 8.153 ; 7.704 ;       ;
; key1       ; signal_out[7] ; 6.627 ;       ;       ; 6.641 ;
+------------+---------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 230.1 MHz ; 230.1 MHz       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.654 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 2.234 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 1.278 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk50M                                               ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.654 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.274      ;
; 0.654 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.274      ;
; 0.654 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.274      ;
; 0.654 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.274      ;
; 0.706 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.222      ;
; 0.706 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.222      ;
; 0.706 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.222      ;
; 0.706 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.222      ;
; 0.890 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.038      ;
; 0.890 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.038      ;
; 0.890 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.038      ;
; 0.890 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.038      ;
; 0.909 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.019      ;
; 0.909 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.019      ;
; 0.909 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.019      ;
; 0.961 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.967      ;
; 0.961 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.967      ;
; 0.961 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.967      ;
; 1.001 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.927      ;
; 1.001 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.927      ;
; 1.001 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.927      ;
; 1.001 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.927      ;
; 1.100 ; accumulator[0]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.828      ;
; 1.134 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.793      ;
; 1.145 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.783      ;
; 1.145 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.783      ;
; 1.145 ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.783      ;
; 1.179 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.321      ;
; 1.254 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.673      ;
; 1.256 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.672      ;
; 1.256 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.672      ;
; 1.256 ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.672      ;
; 1.256 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.671      ;
; 1.265 ; accumulator[0]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.663      ;
; 1.272 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.228      ;
; 1.277 ; ctrl:ctrl_0|adder_reg[2]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.650      ;
; 1.290 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.637      ;
; 1.293 ; accumulator[2]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.635      ;
; 1.294 ; ctrl:ctrl_0|baud_gen:BG|counter[7]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.206      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.321 ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 4.019      ;
; 1.325 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.175      ;
; 1.325 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.175      ;
; 1.325 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.175      ;
; 1.325 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.175      ;
; 1.335 ; ctrl:ctrl_0|adder_reg[4]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.592      ;
; 1.359 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.553      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.373 ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.338      ; 3.967      ;
; 1.380 ; ctrl:ctrl_0|adder_reg[1]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.547      ;
; 1.391 ; accumulator[0]                      ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.537      ;
; 1.397 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.530      ;
; 1.416 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.511      ;
; 1.419 ; accumulator[1]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.509      ;
; 1.419 ; ctrl:ctrl_0|baud_gen:BG|counter[9]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.081      ;
; 1.436 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.491      ;
; 1.438 ; ctrl:ctrl_0|adder_reg[2]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.489      ;
; 1.446 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.054      ;
; 1.446 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.054      ;
; 1.446 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.054      ;
; 1.446 ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 3.054      ;
; 1.457 ; ctrl:ctrl_0|baud_gen:BG|ce_16       ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 3.467      ;
; 1.458 ; accumulator[2]                      ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.470      ;
; 1.458 ; accumulator[1]                      ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.470      ;
; 1.469 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.459      ;
; 1.469 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.459      ;
; 1.469 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.459      ;
; 1.469 ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.459      ;
; 1.472 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.456      ;
; 1.472 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.456      ;
; 1.472 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.456      ;
; 1.472 ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.456      ;
; 1.478 ; accumulator[0]                      ; accumulator[25]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.450      ;
; 1.490 ; ctrl:ctrl_0|adder_reg[5]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.437      ;
; 1.493 ; ctrl:ctrl_0|adder_reg[5]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.434      ;
; 1.500 ; ctrl:ctrl_0|adder_reg[4]            ; accumulator[30]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.427      ;
; 1.503 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 2.997      ;
; 1.512 ; ctrl:ctrl_0|adder_reg[0]            ; accumulator[25]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.415      ;
; 1.515 ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.397      ;
; 1.517 ; ctrl:ctrl_0|adder_reg[6]            ; accumulator[31]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.410      ;
; 1.523 ; ctrl:ctrl_0|adder_reg[3]            ; accumulator[28]                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.404      ;
; 1.526 ; ctrl:ctrl_0|baud_gen:BG|counter[8]  ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.502     ; 2.974      ;
; 1.530 ; ctrl:ctrl_0|uart_rx:URX|new_rx_data ; ctrl:ctrl_0|adder_reg[29]            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.397      ;
; 1.530 ; ctrl:ctrl_0|uart_rx:URX|new_rx_data ; ctrl:ctrl_0|adder_reg[10]            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.397      ;
; 1.530 ; ctrl:ctrl_0|uart_rx:URX|new_rx_data ; ctrl:ctrl_0|adder_reg[21]            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.397      ;
; 1.530 ; ctrl:ctrl_0|uart_rx:URX|new_rx_data ; ctrl:ctrl_0|adder_reg[9]             ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.397      ;
+-------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.333 ; ctrl:ctrl_0|adder_reg[27]            ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.106      ;
; 0.364 ; ctrl:ctrl_0|adder_reg[24]            ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.137      ;
; 0.400 ; ctrl:ctrl_0|rcv_state[1]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ctrl:ctrl_0|rcv_state[2]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[0]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; ctrl:ctrl_0|uart_rx:URX|rx_busy                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; powerup_reset:rst_gen|rst            ; powerup_reset:rst_gen|rst                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; powerup_reset:rst_gen|tick_timer[1]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; powerup_reset:rst_gen|tick_timer[3]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.459 ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.744      ;
; 0.462 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.469 ; ctrl:ctrl_0|adder_reg[0]             ; ctrl:ctrl_0|adder_reg[8]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ctrl:ctrl_0|adder_reg[5]             ; ctrl:ctrl_0|adder_reg[13]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; ctrl:ctrl_0|adder_reg[20]            ; ctrl:ctrl_0|adder_reg[28]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.473 ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.486 ; accumulator[31]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.133      ;
; 0.489 ; ctrl:ctrl_0|adder_reg[21]            ; ctrl:ctrl_0|adder_reg[29]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.491 ; ctrl:ctrl_0|adder_reg[16]            ; ctrl:ctrl_0|adder_reg[24]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; ctrl:ctrl_0|adder_reg[7]             ; ctrl:ctrl_0|adder_reg[15]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; ctrl:ctrl_0|adder_reg[15]            ; ctrl:ctrl_0|adder_reg[23]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ctrl:ctrl_0|adder_reg[6]             ; ctrl:ctrl_0|adder_reg[14]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; accumulator[28]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.141      ;
; 0.495 ; ctrl:ctrl_0|adder_reg[11]            ; ctrl:ctrl_0|adder_reg[19]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.505 ; accumulator[23]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.279      ;
; 0.514 ; accumulator[22]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.288      ;
; 0.525 ; ctrl:ctrl_0|adder_reg[26]            ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.300      ;
; 0.526 ; accumulator[25]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.300      ;
; 0.544 ; ctrl:ctrl_0|adder_reg[29]            ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.318      ;
; 0.545 ; accumulator[28]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.319      ;
; 0.599 ; ctrl:ctrl_0|adder_reg[3]             ; ctrl:ctrl_0|adder_reg[11]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.605 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.302      ;
; 0.606 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.619 ; ctrl:ctrl_0|adder_reg[22]            ; ctrl:ctrl_0|adder_reg[30]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; ctrl:ctrl_0|adder_reg[4]             ; ctrl:ctrl_0|adder_reg[12]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.317      ;
; 0.621 ; accumulator[25]                      ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.395      ;
; 0.622 ; accumulator[21]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.396      ;
; 0.623 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.320      ;
; 0.627 ; accumulator[23]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.401      ;
; 0.636 ; accumulator[22]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.410      ;
; 0.638 ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; ctrl:ctrl_0|wf_reg[5]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.639 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.336      ;
; 0.640 ; accumulator[20]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.414      ;
; 0.646 ; ctrl:ctrl_0|adder_reg[28]            ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.419      ;
; 0.652 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.658 ; accumulator[25]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.305      ;
; 0.660 ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; ctrl:ctrl_0|wf_reg[2]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.666 ; ctrl:ctrl_0|adder_reg[17]            ; ctrl:ctrl_0|adder_reg[25]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.683 ; accumulator[13]                      ; accumulator[13]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; accumulator[3]                       ; accumulator[3]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; accumulator[22]                      ; accumulator[22]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; accumulator[15]                      ; accumulator[15]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; accumulator[16]                      ; accumulator[16]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; accumulator[11]                      ; accumulator[11]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; accumulator[6]                       ; accumulator[6]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; accumulator[5]                       ; accumulator[5]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; accumulator[21]                      ; accumulator[21]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[19]                      ; accumulator[19]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[12]                      ; accumulator[12]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[10]                      ; accumulator[10]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[9]                       ; accumulator[9]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[8]                       ; accumulator[8]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[4]                       ; accumulator[4]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; accumulator[29]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.975      ;
; 0.687 ; accumulator[1]                       ; accumulator[1]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; accumulator[27]                      ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.976      ;
; 0.687 ; accumulator[26]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.976      ;
; 0.688 ; accumulator[17]                      ; accumulator[17]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; accumulator[14]                      ; accumulator[14]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; accumulator[24]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.977      ;
; 0.689 ; accumulator[7]                       ; accumulator[7]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; accumulator[23]                      ; accumulator[23]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; accumulator[20]                      ; accumulator[20]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.696 ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.981      ;
; 0.697 ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.234 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.698      ;
; 2.234 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.698      ;
; 2.234 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.698      ;
; 2.234 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.646 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 2.698      ;
; 2.936 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.996      ;
; 2.936 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.996      ;
; 2.936 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.996      ;
; 2.936 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.996      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 2.942 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.986      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.000 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.928      ;
; 3.217 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.712      ;
; 3.217 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.712      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.278 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.424 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.692      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.512 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.512 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.512 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.512 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 1.601 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.301      ;
; 2.029 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.301      ;
; 2.029 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.301      ;
; 2.029 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.301      ;
; 2.029 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.301      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[0]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[1]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[2]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[3]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[4]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[5]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[6]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[7]                          ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.162 ; 2.378        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[24]                                                                                               ;
; 2.162 ; 2.378        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[26]                                                                                               ;
; 2.162 ; 2.378        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[27]                                                                                               ;
; 2.162 ; 2.378        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[29]                                                                                               ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[10]                                                                           ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[11]                                                                           ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[4]                                                                            ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ;
; 2.175 ; 2.391        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[0]                                                                                      ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[1]                                                                                      ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[2]                                                                                      ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[0]                                                                          ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[3]                                                                            ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|new_rx_data                                                                           ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_busy                                                                               ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[0]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[1]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[2]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[3]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[4]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[5]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[6]                                                                                         ;
; 2.214 ; 2.430        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|wf_reg[7]                                                                                         ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]                                                                            ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|rst                                                                                     ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[0]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[1]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[2]                                                                           ;
; 2.215 ; 2.431        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; powerup_reset:rst_gen|tick_timer[3]                                                                           ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[16]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[17]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[18]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[19]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[20]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[21]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[22]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[23]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[25]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[28]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[30]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[31]                                                                                               ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[16]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[17]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[18]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[20]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[22]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[24]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[25]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[26]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[27]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[28]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[30]                                                                                     ;
; 2.216 ; 2.432        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[31]                                                                                     ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|ce_16                                                                                 ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[0]                                                                            ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[12]                                                                           ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[1]                                                                            ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[2]                                                                            ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[3]                                                                            ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[5]                                                                            ;
; 2.217 ; 2.433        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[6]                                                                            ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[0]                                                                                                ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[10]                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50M'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk50M ; Rise       ; clk50M                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; 4.161 ; 4.223 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; 2.224 ; 2.507 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; -3.441 ; -3.507 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; -1.510 ; -1.758 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 5.041  ; 4.881  ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 13.211 ; 13.355 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 10.758 ; 10.343 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 13.153 ; 13.157 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 11.937 ; 11.487 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 12.224 ; 11.780 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 12.525 ; 12.162 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 11.726 ; 11.320 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 13.211 ; 13.355 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 11.865 ; 11.201 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 4.491 ; 4.338 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 5.554 ; 5.126 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 5.880 ; 5.522 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 7.175 ; 7.239 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 6.036 ; 5.610 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 6.101 ; 5.637 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 5.956 ; 5.509 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 5.554 ; 5.126 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 6.577 ; 6.830 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 5.704 ; 5.250 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 6.567 ; 6.959 ;       ;
; key1       ; signal_out[1] ;       ; 7.814 ; 7.771 ;       ;
; key1       ; signal_out[2] ;       ; 6.213 ; 6.632 ;       ;
; key1       ; signal_out[3] ;       ; 6.227 ; 6.701 ;       ;
; key1       ; signal_out[4] ;       ; 6.438 ; 6.883 ;       ;
; key1       ; signal_out[5] ;       ; 5.968 ; 6.346 ;       ;
; key1       ; signal_out[6] ;       ; 7.419 ; 7.249 ;       ;
; key1       ; signal_out[7] ; 6.257 ;       ;       ; 6.271 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 6.264 ; 6.655 ;       ;
; key1       ; signal_out[1] ;       ; 7.591 ; 7.531 ;       ;
; key1       ; signal_out[2] ;       ; 5.986 ; 6.391 ;       ;
; key1       ; signal_out[3] ;       ; 6.003 ; 6.461 ;       ;
; key1       ; signal_out[4] ;       ; 6.139 ; 6.581 ;       ;
; key1       ; signal_out[5] ;       ; 5.755 ; 6.120 ;       ;
; key1       ; signal_out[6] ;       ; 7.214 ; 7.033 ;       ;
; key1       ; signal_out[7] ; 6.032 ;       ;       ; 6.048 ;
+------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 3.019 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.147 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 3.680 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.586 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 2.236 ; 0.000         ;
; clk50M                                               ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.019 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.930      ;
; 3.068 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.882      ;
; 3.068 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.882      ;
; 3.068 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.882      ;
; 3.068 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.882      ;
; 3.078 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.871      ;
; 3.082 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.867      ;
; 3.083 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.866      ;
; 3.086 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.864      ;
; 3.086 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.864      ;
; 3.086 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.864      ;
; 3.086 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.864      ;
; 3.091 ; ctrl:ctrl_0|adder_reg[2]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.858      ;
; 3.097 ; accumulator[0]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.852      ;
; 3.130 ; accumulator[0]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.819      ;
; 3.150 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.799      ;
; 3.151 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.798      ;
; 3.155 ; ctrl:ctrl_0|adder_reg[2]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.794      ;
; 3.171 ; accumulator[1]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.778      ;
; 3.175 ; accumulator[1]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.774      ;
; 3.177 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.772      ;
; 3.177 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.772      ;
; 3.177 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.772      ;
; 3.179 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.771      ;
; 3.179 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.771      ;
; 3.179 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.771      ;
; 3.179 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.771      ;
; 3.184 ; accumulator[2]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.765      ;
; 3.192 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.757      ;
; 3.192 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.757      ;
; 3.192 ; ctrl:ctrl_0|baud_gen:BG|counter[2] ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.757      ;
; 3.198 ; accumulator[0]                     ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.751      ;
; 3.205 ; ctrl:ctrl_0|adder_reg[5]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.744      ;
; 3.206 ; ctrl:ctrl_0|adder_reg[3]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.743      ;
; 3.209 ; ctrl:ctrl_0|adder_reg[5]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.740      ;
; 3.212 ; accumulator[2]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.737      ;
; 3.218 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.732      ;
; 3.218 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.732      ;
; 3.218 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.732      ;
; 3.218 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.732      ;
; 3.222 ; ctrl:ctrl_0|adder_reg[4]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.727      ;
; 3.223 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[25]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.726      ;
; 3.223 ; ctrl:ctrl_0|adder_reg[2]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.726      ;
; 3.224 ; ctrl:ctrl_0|adder_reg[6]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.725      ;
; 3.241 ; accumulator[3]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.708      ;
; 3.241 ; ctrl:ctrl_0|adder_reg[3]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.708      ;
; 3.243 ; accumulator[1]                     ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.706      ;
; 3.245 ; accumulator[3]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.704      ;
; 3.257 ; ctrl:ctrl_0|adder_reg[4]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.692      ;
; 3.268 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.681      ;
; 3.268 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.681      ;
; 3.268 ; ctrl:ctrl_0|baud_gen:BG|counter[3] ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.681      ;
; 3.277 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.226     ; 1.484      ;
; 3.277 ; ctrl:ctrl_0|adder_reg[5]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.672      ;
; 3.280 ; accumulator[2]                     ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.669      ;
; 3.282 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[25]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.667      ;
; 3.286 ; ctrl:ctrl_0|baud_gen:BG|counter[7] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.226     ; 1.475      ;
; 3.288 ; ctrl:ctrl_0|adder_reg[6]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.661      ;
; 3.290 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[29]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 1.862      ;
; 3.291 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[23]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.658      ;
; 3.291 ; ctrl:ctrl_0|adder_reg[7]           ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.658      ;
; 3.295 ; ctrl:ctrl_0|adder_reg[7]           ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.654      ;
; 3.295 ; ctrl:ctrl_0|adder_reg[2]           ; accumulator[25]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.654      ;
; 3.301 ; accumulator[0]                     ; accumulator[25]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.648      ;
; 3.309 ; ctrl:ctrl_0|adder_reg[3]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.640      ;
; 3.310 ; accumulator[5]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.639      ;
; 3.313 ; accumulator[3]                     ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.636      ;
; 3.314 ; accumulator[5]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.635      ;
; 3.318 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.631      ;
; 3.318 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.631      ;
; 3.318 ; ctrl:ctrl_0|baud_gen:BG|counter[1] ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.631      ;
; 3.319 ; accumulator[4]                     ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.630      ;
; 3.325 ; ctrl:ctrl_0|adder_reg[4]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.624      ;
; 3.326 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.225     ; 1.436      ;
; 3.326 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.225     ; 1.436      ;
; 3.326 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.225     ; 1.436      ;
; 3.326 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.225     ; 1.436      ;
; 3.326 ; ctrl:ctrl_0|adder_reg[11]          ; accumulator[31]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.623      ;
; 3.330 ; ctrl:ctrl_0|adder_reg[11]          ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.619      ;
; 3.349 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[29]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 1.803      ;
; 3.350 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[23]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.599      ;
; 3.353 ; ctrl:ctrl_0|baud_gen:BG|counter[9] ; ctrl:ctrl_0|baud_gen:BG|counter[12] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.226     ; 1.408      ;
; 3.354 ; ctrl:ctrl_0|adder_reg[1]           ; accumulator[22]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.595      ;
; 3.355 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[22]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.594      ;
; 3.356 ; ctrl:ctrl_0|adder_reg[6]           ; accumulator[28]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.593      ;
; 3.358 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[27]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 1.794      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[14] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[15] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[8]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[9]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[10] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[11] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[13] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; ctrl:ctrl_0|baud_gen:BG|counter[0] ; ctrl:ctrl_0|baud_gen:BG|counter[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.772      ;
; 3.358 ; accumulator[4]                     ; accumulator[30]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.591      ;
; 3.359 ; ctrl:ctrl_0|adder_reg[0]           ; accumulator[21]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.590      ;
; 3.361 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[15] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.581      ;
; 3.362 ; ctrl:ctrl_0|adder_reg[2]           ; accumulator[29]                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 1.790      ;
; 3.363 ; ctrl:ctrl_0|baud_gen:BG|counter[4] ; ctrl:ctrl_0|baud_gen:BG|counter[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.226     ; 1.398      ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.147 ; ctrl:ctrl_0|adder_reg[27]            ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.479      ;
; 0.164 ; ctrl:ctrl_0|adder_reg[24]            ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.496      ;
; 0.186 ; ctrl:ctrl_0|rcv_state[1]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_0|rcv_state[2]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:rst_gen|rst            ; powerup_reset:rst_gen|rst                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[0]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:rst_gen|tick_timer[1]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; powerup_reset:rst_gen|tick_timer[3]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; ctrl:ctrl_0|uart_rx:URX|rx_busy                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; accumulator[31]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.512      ;
; 0.193 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; accumulator[28]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.516      ;
; 0.196 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.329      ;
; 0.200 ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; powerup_reset:rst_gen|tick_timer[0]  ; powerup_reset:rst_gen|tick_timer[1]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; powerup_reset:rst_gen|tick_timer[2]  ; powerup_reset:rst_gen|tick_timer[3]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[1]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; ctrl:ctrl_0|uart_rx:URX|count16[2]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; ctrl:ctrl_0|rcv_state[0]             ; ctrl:ctrl_0|rcv_state[2]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; ctrl:ctrl_0|adder_reg[21]            ; ctrl:ctrl_0|adder_reg[29]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; ctrl:ctrl_0|adder_reg[16]            ; ctrl:ctrl_0|adder_reg[24]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; ctrl:ctrl_0|adder_reg[7]             ; ctrl:ctrl_0|adder_reg[15]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; ctrl:ctrl_0|adder_reg[15]            ; ctrl:ctrl_0|adder_reg[23]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; ctrl:ctrl_0|adder_reg[6]             ; ctrl:ctrl_0|adder_reg[14]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; ctrl:ctrl_0|uart_rx:URX|count16[1]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; ctrl:ctrl_0|adder_reg[11]            ; ctrl:ctrl_0|adder_reg[19]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; ctrl:ctrl_0|adder_reg[0]             ; ctrl:ctrl_0|adder_reg[8]                                                                                      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; ctrl:ctrl_0|adder_reg[5]             ; ctrl:ctrl_0|adder_reg[13]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; ctrl:ctrl_0|adder_reg[20]            ; ctrl:ctrl_0|adder_reg[28]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.232 ; accumulator[23]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.564      ;
; 0.243 ; ctrl:ctrl_0|adder_reg[26]            ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.576      ;
; 0.243 ; accumulator[25]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.575      ;
; 0.244 ; accumulator[22]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.576      ;
; 0.255 ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; ctrl:ctrl_0|adder_reg[29]            ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.588      ;
; 0.258 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; ctrl:ctrl_0|adder_reg[3]             ; ctrl:ctrl_0|adder_reg[11]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; ctrl:ctrl_0|adder_reg[22]            ; ctrl:ctrl_0|adder_reg[30]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; ctrl:ctrl_0|adder_reg[4]             ; ctrl:ctrl_0|adder_reg[12]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; accumulator[28]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.597      ;
; 0.271 ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; ctrl:ctrl_0|wf_reg[5]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; ctrl:ctrl_0|adder_reg[17]            ; ctrl:ctrl_0|adder_reg[25]                                                                                     ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.588      ;
; 0.279 ; accumulator[25]                      ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.599      ;
; 0.281 ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.591      ;
; 0.284 ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; ctrl:ctrl_0|wf_reg[2]                                                                                         ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.597      ;
; 0.290 ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.600      ;
; 0.292 ; accumulator[16]                      ; accumulator[16]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; accumulator[15]                      ; accumulator[15]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; accumulator[13]                      ; accumulator[13]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; accumulator[3]                       ; accumulator[3]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; accumulator[22]                      ; accumulator[22]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[19]                      ; accumulator[19]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[12]                      ; accumulator[12]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[11]                      ; accumulator[11]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[9]                       ; accumulator[9]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[8]                       ; accumulator[8]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[6]                       ; accumulator[6]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[5]                       ; accumulator[5]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[4]                       ; accumulator[4]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; accumulator[1]                       ; accumulator[1]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; accumulator[21]                      ; accumulator[21]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; accumulator[17]                      ; accumulator[17]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; accumulator[14]                      ; accumulator[14]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; accumulator[10]                      ; accumulator[10]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; accumulator[7]                       ; accumulator[7]                                                                                                ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; accumulator[23]                      ; accumulator[23]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; accumulator[20]                      ; accumulator[20]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; accumulator[27]                      ; accumulator[27]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; accumulator[24]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; accumulator[21]                      ; accumulator[24]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.629      ;
; 0.297 ; accumulator[29]                      ; accumulator[29]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; accumulator[26]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; accumulator[23]                      ; accumulator[26]                                                                                               ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.630      ;
; 0.300 ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.302 ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; ctrl:ctrl_0|baud_gen:BG|counter[3]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.432      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.680 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.272      ;
; 3.680 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.272      ;
; 3.680 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.272      ;
; 3.680 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.861 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.272      ;
; 3.976 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 0.977      ;
; 3.976 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 0.977      ;
; 3.976 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 0.977      ;
; 3.976 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 0.977      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.015 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.934      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.039 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 0.910      ;
; 4.124 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 0.826      ;
; 4.124 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 0.826      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.586 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|new_rx_data  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[3] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_busy      ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[2] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|bit_count[1] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|count16[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|rx_data[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[2]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[6]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[3]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[7]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[0]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[5]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[4]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.686 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|uart_rx:URX|data_buf[1]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.716 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[0]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.840      ;
; 0.716 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[2]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.840      ;
; 0.716 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[3]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.840      ;
; 0.716 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[1]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.840      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[14]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[15]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[8]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[7]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[9]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[10]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[11]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[13]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.774 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[4]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.086      ;
; 0.963 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|ce_16        ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.086      ;
; 0.963 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[12]  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.086      ;
; 0.963 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[6]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.086      ;
; 0.963 ; powerup_reset:rst_gen|rst ; ctrl:ctrl_0|baud_gen:BG|counter[5]   ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.086      ;
+-------+---------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'osc_200M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 2.236 ; 2.466        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[0]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[1]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[2]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[3]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[4]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[5]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[6]                          ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sine_rom:sine1|altsyncram:altsyncram_component|altsyncram_n891:auto_generated|q_a[7]                          ;
; 2.271 ; 2.455        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[24]                                                                                               ;
; 2.271 ; 2.455        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[26]                                                                                               ;
; 2.271 ; 2.455        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[27]                                                                                               ;
; 2.271 ; 2.455        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[29]                                                                                               ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[10]                                                                           ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[11]                                                                           ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[13]                                                                           ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[14]                                                                           ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[15]                                                                           ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[4]                                                                            ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[7]                                                                            ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[8]                                                                            ;
; 2.285 ; 2.469        ; 0.184          ; Low Pulse Width  ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[9]                                                                            ;
; 2.297 ; 2.513        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[0]                                                                            ;
; 2.297 ; 2.513        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|in_sync[1]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[0]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[10]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[11]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[12]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[13]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[14]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[15]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[16]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[17]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[18]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[19]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[1]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[20]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[21]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[22]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[23]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[25]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[28]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[2]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[30]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[31]                                                                                               ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[3]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[4]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[5]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[6]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[7]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[8]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; accumulator[9]                                                                                                ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[0]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[10]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[11]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[12]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[13]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[14]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[15]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[16]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[17]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[18]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[19]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[1]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[20]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[21]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[22]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[23]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[24]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[25]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[26]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[27]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[28]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[29]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[2]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[30]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[31]                                                                                     ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[3]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[4]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[5]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[6]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[7]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[8]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|adder_reg[9]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|ce_16                                                                                 ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[0]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[12]                                                                           ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[1]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[2]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[3]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[5]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|baud_gen:BG|counter[6]                                                                            ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[0]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[1]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|rcv_state[2]                                                                                      ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[0]                                                                          ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[1]                                                                          ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[2]                                                                          ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|bit_count[3]                                                                          ;
; 2.298 ; 2.514        ; 0.216          ; High Pulse Width ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ctrl:ctrl_0|uart_rx:URX|count16[0]                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50M'                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50M ; Rise       ; clk50M~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; clk50M~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk50M ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk50M ; Rise       ; clk50M                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; 2.296 ; 2.875 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; 1.284 ; 1.624 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; -1.923 ; -2.503 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; -0.926 ; -1.250 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 2.434 ; 2.561 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 6.359 ; 6.921 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 4.854 ; 5.157 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 6.253 ; 6.840 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 5.433 ; 5.609 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 5.596 ; 5.733 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 5.747 ; 5.902 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 5.371 ; 5.487 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 6.359 ; 6.921 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 5.268 ; 5.574 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 2.157 ; 2.281 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 2.576 ; 2.703 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 2.719 ; 2.923 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 3.591 ; 4.182 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 2.780 ; 2.956 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 2.793 ; 2.969 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 2.747 ; 2.896 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 2.576 ; 2.703 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 3.428 ; 3.903 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 2.629 ; 2.773 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 3.609 ; 3.740 ;       ;
; key1       ; signal_out[1] ;       ; 4.618 ; 4.387 ;       ;
; key1       ; signal_out[2] ;       ; 3.412 ; 3.585 ;       ;
; key1       ; signal_out[3] ;       ; 3.424 ; 3.602 ;       ;
; key1       ; signal_out[4] ;       ; 3.523 ; 3.704 ;       ;
; key1       ; signal_out[5] ;       ; 3.279 ; 3.474 ;       ;
; key1       ; signal_out[6] ;       ; 4.411 ; 4.214 ;       ;
; key1       ; signal_out[7] ; 3.237 ;       ;       ; 3.624 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 3.474 ; 3.613 ;       ;
; key1       ; signal_out[1] ;       ; 4.517 ; 4.291 ;       ;
; key1       ; signal_out[2] ;       ; 3.310 ; 3.488 ;       ;
; key1       ; signal_out[3] ;       ; 3.320 ; 3.504 ;       ;
; key1       ; signal_out[4] ;       ; 3.387 ; 3.576 ;       ;
; key1       ; signal_out[5] ;       ; 3.180 ; 3.381 ;       ;
; key1       ; signal_out[6] ;       ; 4.317 ; 4.125 ;       ;
; key1       ; signal_out[7] ; 3.140 ;       ;       ; 3.527 ;
+------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.338 ; 0.147 ; 2.061    ; 0.586   ; 0.799               ;
;  clk50M                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.338 ; 0.147 ; 2.061    ; 0.586   ; 0.799               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50M                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; 4.747 ; 4.965 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; 2.556 ; 2.762 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; RS232in   ; clk50M     ; -1.923 ; -2.503 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; key0      ; clk50M     ; -0.926 ; -1.250 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 5.418  ; 5.344  ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 14.116 ; 14.569 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 11.420 ; 11.292 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 13.999 ; 14.323 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 12.640 ; 12.423 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 12.912 ; 12.670 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 13.245 ; 13.066 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 12.392 ; 12.176 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 14.116 ; 14.569 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 12.622 ; 12.319 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; hs_out         ; clk50M     ; 2.157 ; 2.281 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
; signal_out[*]  ; clk50M     ; 2.576 ; 2.703 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[0] ; clk50M     ; 2.719 ; 2.923 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[1] ; clk50M     ; 3.591 ; 4.182 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[2] ; clk50M     ; 2.780 ; 2.956 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[3] ; clk50M     ; 2.793 ; 2.969 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[4] ; clk50M     ; 2.747 ; 2.896 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[5] ; clk50M     ; 2.576 ; 2.703 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[6] ; clk50M     ; 3.428 ; 3.903 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
;  signal_out[7] ; clk50M     ; 2.629 ; 2.773 ; Rise       ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 7.303 ; 7.473 ;       ;
; key1       ; signal_out[1] ;       ; 8.814 ; 8.428 ;       ;
; key1       ; signal_out[2] ;       ; 6.919 ; 7.124 ;       ;
; key1       ; signal_out[3] ;       ; 6.929 ; 7.193 ;       ;
; key1       ; signal_out[4] ;       ; 7.158 ; 7.401 ;       ;
; key1       ; signal_out[5] ;       ; 6.643 ; 6.836 ;       ;
; key1       ; signal_out[6] ;       ; 8.359 ; 7.914 ;       ;
; key1       ; signal_out[7] ; 6.852 ;       ;       ; 6.862 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; key1       ; signal_out[0] ;       ; 3.474 ; 3.613 ;       ;
; key1       ; signal_out[1] ;       ; 4.517 ; 4.291 ;       ;
; key1       ; signal_out[2] ;       ; 3.310 ; 3.488 ;       ;
; key1       ; signal_out[3] ;       ; 3.320 ; 3.504 ;       ;
; key1       ; signal_out[4] ;       ; 3.387 ; 3.576 ;       ;
; key1       ; signal_out[5] ;       ; 3.180 ; 3.381 ;       ;
; key1       ; signal_out[6] ;       ; 4.317 ; 4.125 ;       ;
; key1       ; signal_out[7] ; 3.140 ;       ;       ; 3.527 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; signal_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hs_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; key1    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50M  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key0    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RS232in ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.33 V              ; -0.00124 V          ; 0.16 V                               ; 0.027 V                              ; 2.87e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.33 V             ; -0.00124 V         ; 0.16 V                              ; 0.027 V                             ; 2.87e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.38 V              ; -0.0183 V           ; 0.216 V                              ; 0.049 V                              ; 3.16e-10 s                  ; 4.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.38 V             ; -0.0183 V          ; 0.216 V                             ; 0.049 V                             ; 3.16e-10 s                 ; 4.76e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.33 V              ; -0.00153 V          ; 0.162 V                              ; 0.037 V                              ; 2.87e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.33 V             ; -0.00153 V         ; 0.162 V                             ; 0.037 V                             ; 2.87e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; hs_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.33 V              ; -0.000373 V         ; 0.121 V                              ; 0.02 V                               ; 3.45e-09 s                  ; 4.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.33 V             ; -0.000373 V        ; 0.121 V                             ; 0.02 V                              ; 3.45e-09 s                 ; 4.44e-09 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.35 V              ; -0.0137 V           ; 0.102 V                              ; 0.043 V                              ; 4.52e-10 s                  ; 5.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.35 V             ; -0.0137 V          ; 0.102 V                             ; 0.043 V                             ; 4.52e-10 s                 ; 5.79e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.33 V              ; -0.000496 V         ; 0.1 V                                ; 0.03 V                               ; 3.49e-09 s                  ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.33 V             ; -0.000496 V        ; 0.1 V                               ; 0.03 V                              ; 3.49e-09 s                 ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; hs_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.64 V              ; -0.00712 V          ; 0.214 V                              ; 0.118 V                              ; 2.17e-09 s                  ; 2.78e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.64 V             ; -0.00712 V         ; 0.214 V                             ; 0.118 V                             ; 2.17e-09 s                 ; 2.78e-09 s                 ; No                        ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.64 V              ; -0.00715 V          ; 0.215 V                              ; 0.119 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.64 V             ; -0.00715 V         ; 0.215 V                             ; 0.119 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; hs_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 1999     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 1999     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 45       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; osc_200M|altpll_component|auto_generated|pll1|clk[0] ; 45       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Thu Jun 25 02:15:40 2015
Info: Command: quartus_sta signal_generator -c signal_generator
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'signal_generator.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50M clk50M
    Info (332110): create_generated_clock -source {osc_200M|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {osc_200M|altpll_component|auto_generated|pll1|clk[0]} {osc_200M|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.395
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.395         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 2.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.061         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.431
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.431         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.799         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 clk50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 0.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.654         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.333         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 2.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.234         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.278         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.799         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 clk50M 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {osc_200M|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 3.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.019         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.147         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.680         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.236         0.000 osc_200M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 clk50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 319 megabytes
    Info: Processing ended: Thu Jun 25 02:15:42 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


