<stg><name>MPI_Recv.1</name>


<trans_list>

<trans id="650" from="1" to="47">
<condition id="322">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="1" to="2">
<condition id="324">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="1" to="69">
<condition id="489">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="2" to="3">
<condition id="326">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="2" to="66">
<condition id="328">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_245" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="2" to="4">
<condition id="330">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="67">
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="2" to="68">
<condition id="483">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="3" to="47">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="4" to="5">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="5" to="6">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="6" to="7">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="7" to="8">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="8" to="9">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="9" to="10">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="10" to="11">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="11" to="12">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="12" to="13">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="13" to="14">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="14" to="15">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="15" to="16">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="16" to="17">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="17" to="18">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="18" to="19">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="19" to="20">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="20" to="21">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="21" to="22">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="22" to="23">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="23" to="24">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="24" to="25">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="25" to="26">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="26" to="27">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="27" to="28">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="28" to="29">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="29" to="30">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="30" to="31">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="31" to="32">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="32" to="33">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="33" to="34">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="34" to="35">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="35" to="36">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="36" to="37">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="37" to="38">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="38" to="39">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="39" to="39">
<condition id="370">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
<literal name="p_0610_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="39" to="66">
<condition id="372">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="39" to="40">
<condition id="374">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="1"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="39" to="64">
<condition id="466">
<or_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="40" to="40">
<condition id="376">
<or_exp><and_exp><literal name="p_0610_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="40" to="66">
<condition id="378">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="40" to="41">
<condition id="379">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="40" to="53">
<condition id="422">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="41" to="42">
<condition id="382">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="41" to="48">
<condition id="402">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="41" to="66">
<condition id="421">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="42" to="43">
<condition id="384">
<or_exp><and_exp><literal name="tmp_284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="42" to="47">
<condition id="385">
<or_exp><and_exp><literal name="tmp_284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="43" to="44">
<condition id="387">
<or_exp><and_exp><literal name="tmp_289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="43" to="47">
<condition id="388">
<or_exp><and_exp><literal name="tmp_289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="44" to="45">
<condition id="390">
<or_exp><and_exp><literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="44" to="47">
<condition id="391">
<or_exp><and_exp><literal name="tmp_293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="45" to="46">
<condition id="393">
<or_exp><and_exp><literal name="tmp_297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="45" to="47">
<condition id="394">
<or_exp><and_exp><literal name="tmp_297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="47">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="47" to="41">
<condition id="399">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_289" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_282" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_293" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_288" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_297" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_292" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_300" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_296" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_301" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="47" to="53">
<condition id="442">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_271" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="int_clr2snd_array_PK_17" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="int_request_array_PK_17" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_291" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_287" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_295" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_290" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_298" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="48" to="47">
<condition id="405">
<or_exp><and_exp><literal name="tmp_277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="48" to="49">
<condition id="404">
<or_exp><and_exp><literal name="tmp_277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="49" to="47">
<condition id="408">
<or_exp><and_exp><literal name="tmp_282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="49" to="50">
<condition id="407">
<or_exp><and_exp><literal name="tmp_282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="50" to="47">
<condition id="411">
<or_exp><and_exp><literal name="tmp_288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="50" to="51">
<condition id="410">
<or_exp><and_exp><literal name="tmp_288" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="51" to="47">
<condition id="414">
<or_exp><and_exp><literal name="tmp_292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="51" to="52">
<condition id="413">
<or_exp><and_exp><literal name="tmp_292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="52" to="47">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="53" to="54">
<condition id="425">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="53" to="59">
<condition id="445">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="53" to="66">
<condition id="464">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="54" to="47">
<condition id="428">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="54" to="55">
<condition id="427">
<or_exp><and_exp><literal name="tmp_273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="55" to="47">
<condition id="431">
<or_exp><and_exp><literal name="tmp_281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="55" to="56">
<condition id="430">
<or_exp><and_exp><literal name="tmp_281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="56" to="47">
<condition id="434">
<or_exp><and_exp><literal name="int_clr2snd_array_PK_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="56" to="57">
<condition id="433">
<or_exp><and_exp><literal name="int_clr2snd_array_PK_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="57" to="47">
<condition id="437">
<or_exp><and_exp><literal name="tmp_291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="57" to="58">
<condition id="436">
<or_exp><and_exp><literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="58" to="47">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="59" to="47">
<condition id="448">
<or_exp><and_exp><literal name="tmp_266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="59" to="60">
<condition id="447">
<or_exp><and_exp><literal name="tmp_266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="60" to="47">
<condition id="451">
<or_exp><and_exp><literal name="tmp_271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="60" to="61">
<condition id="450">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="61" to="47">
<condition id="453">
<or_exp><and_exp><literal name="int_request_array_PK_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="61" to="62">
<condition id="454">
<or_exp><and_exp><literal name="int_request_array_PK_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="62" to="47">
<condition id="457">
<or_exp><and_exp><literal name="tmp_287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="62" to="63">
<condition id="456">
<or_exp><and_exp><literal name="tmp_287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="63" to="47">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="64" to="65">
<condition id="467">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="64" to="66">
<condition id="472">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="65" to="64">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="66" to="2">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="67" to="67">
<condition id="480">
<or_exp><and_exp><literal name="p_0610_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="67" to="47">
<condition id="481">
<or_exp><and_exp><literal name="p_0610_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="68" to="68">
<condition id="485">
<or_exp><and_exp><literal name="p_0610_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="68" to="47">
<condition id="486">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="69" to="70">
<condition id="490">
<or_exp><and_exp><literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="69" to="76">
<condition id="509">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="70" to="71">
<condition id="492">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="70" to="72">
<condition id="493">
<or_exp><and_exp><literal name="tmp_236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="71" to="72">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="72" to="73">
<condition id="497">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="72" to="69">
<condition id="499">
<or_exp><and_exp><literal name="tmp_236" val="0"/>
</and_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp><and_exp><literal name="tmp_241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="73" to="74">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="74" to="75">
<condition id="503">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="74" to="47">
<condition id="507">
<or_exp><and_exp><literal name="tmp_248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="75" to="74">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="76" to="76">
<condition id="511">
<or_exp><and_exp><literal name="last_V_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="76" to="47">
<condition id="512">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:0  %tmp_25_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_25)

]]></Node>
<StgValue><ssdm name="tmp_25_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
codeRepl:1  %tmp_237 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_25_read, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="7">
<![CDATA[
codeRepl:2  %p_shl_cast = zext i7 %tmp_237 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
codeRepl:3  %tmp_257 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_25_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
codeRepl:4  %p_shl5_cast = zext i5 %tmp_257 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:5  %tmp_302 = add i8 %p_shl5_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i121* @stream_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  %empty_195 = call i32 (...)* @_ssdm_op_SpecInterface(i121* @stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str213, i32 0, i32 0, [1 x i8]* @p_str214, [1 x i8]* @p_str215, [1 x i8]* @p_str216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str217, [1 x i8]* @p_str218)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:8  %state_1_load = load i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:9  %pkt_out_dest_V = load i8* @envlp_SRC_V, align 1

]]></Node>
<StgValue><ssdm name="pkt_out_dest_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:10  %envlp_DEST_V_load = load i16* @envlp_DEST_V, align 2

]]></Node>
<StgValue><ssdm name="envlp_DEST_V_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
codeRepl:11  switch i2 %state_1_load, label %.loopexit [
    i2 0, label %.preheader950.preheader
    i2 1, label %11
    i2 -2, label %.preheader32.preheader
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
.preheader32.preheader:0  %last_V = alloca i1

]]></Node>
<StgValue><ssdm name="last_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.preheader32.preheader:1  %error_MSG_SIZE_V = alloca i32

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32">
<![CDATA[
.preheader32.preheader:2  %p_1 = alloca i1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16">
<![CDATA[
.preheader32.preheader:3  %error_SRC_V = trunc i16 %envlp_DEST_V_load to i8

]]></Node>
<StgValue><ssdm name="error_SRC_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader32.preheader:4  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader32.preheader:5  store i32 0, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.preheader:6  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="16">
<![CDATA[
:0  %clr2snd_SRC_V = trunc i16 %envlp_DEST_V_load to i8

]]></Node>
<StgValue><ssdm name="clr2snd_SRC_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
:1  %clr2snd_MSG_SIZE_V = load i32* @envlp_MSG_SIZE_V, align 4

]]></Node>
<StgValue><ssdm name="clr2snd_MSG_SIZE_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1">
<![CDATA[
:2  %clr2snd_error_load = load i1* @clr2snd_error, align 1

]]></Node>
<StgValue><ssdm name="clr2snd_error_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %clr2snd_error_load, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="clr2snd_error_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="121" op_0_bw="121" op_1_bw="49" op_2_bw="8" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:0  %tmp_2 = call i121 @_ssdm_op_BitConcatenate.i121.i49.i8.i4.i4.i8.i32.i8.i8(i49 513, i8 %pkt_out_dest_V, i4 undef, i4 undef, i8 undef, i32 %clr2snd_MSG_SIZE_V, i8 1, i8 %clr2snd_SRC_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="clr2snd_error_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="121" op_2_bw="121">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i121P(i121* @stream_out_V, i121 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="clr2snd_error_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="clr2snd_error_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @clr2snd_error, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="clr2snd_error_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 -2, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 0, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
.preheader950.preheader:0  %float_req_num_load = load i32* @float_req_num, align 4

]]></Node>
<StgValue><ssdm name="float_req_num_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
.preheader950.preheader:1  br label %.preheader950

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader32:0  %i3 = phi i32 [ %i_34, %.loopexit934 ], [ 1, %.preheader32.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1">
<![CDATA[
.preheader32:1  %last_V_load = load i1* %last_V

]]></Node>
<StgValue><ssdm name="last_V_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader32:2  %tmp_s = icmp sgt i32 %i3, 6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:3  br i1 %tmp_s, label %.preheader.preheader, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_306 = shl i32 %i3, 1

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_238 = add i32 -2, %tmp_306

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_239 = icmp slt i32 %tmp_238, 10

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_239, label %20, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i121P(i121* @stream_in_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %21, label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
:0  %t_V = load i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_244 = add i64 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %tmp_244, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_32 = add nsw i32 %i3, -1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_245 = icmp eq i64 %tmp_244, 314465410

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_245, label %67, label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_5 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="121">
<![CDATA[
:1  %recv_data_data_V = trunc i121 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="recv_data_data_V"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %recv_data_dest_V = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp_5, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="recv_data_dest_V"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:3  %recv_data_last_V = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_5, i32 72)

]]></Node>
<StgValue><ssdm name="recv_data_last_V"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i121.i32.i32(i121 %tmp_5, i32 85, i32 88)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_243 = icmp eq i4 %p_Result_s, 1

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_243, label %22, label %._crit_edge997

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store i64 0, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge997

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge997:0  %error_MSG_SIZE_V_loa_1 = load i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V_loa_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge997:1  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i121.i32.i32(i121 %tmp_5, i32 89, i32 120)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge997:2  %p_Result_24_cast = zext i32 %p_Result_4 to i33

]]></Node>
<StgValue><ssdm name="p_Result_24_cast"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge997:3  %tmp_249_cast = sext i32 %error_MSG_SIZE_V_loa_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge997:4  %tmp_247 = icmp ne i33 %p_Result_24_cast, %tmp_249_cast

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge997:5  %demorgan = and i1 %tmp_243, %tmp_247

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge997:6  br i1 %demorgan, label %23, label %._crit_edge998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1">
<![CDATA[
:0  %p_1_load = load i1* %p_1

]]></Node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_1_load, label %._crit_edge1000, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
<literal name="p_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
:0  %error_MSG_SIZE_V_loa_2 = load i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V_loa_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
<literal name="p_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="121" op_0_bw="121" op_1_bw="49" op_2_bw="8" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:1  %tmp_6 = call i121 @_ssdm_op_BitConcatenate.i121.i49.i8.i4.i4.i8.i32.i8.i8(i49 513, i8 %pkt_out_dest_V, i4 undef, i4 undef, i8 undef, i32 %error_MSG_SIZE_V_loa_2, i8 4, i8 %error_SRC_V)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
<literal name="p_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="121" op_2_bw="121">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i121P(i121* @stream_out_V, i121 %tmp_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
<literal name="p_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 true, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
<literal name="p_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1000

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1000:0  %i = add nsw i32 %i3, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1000:1  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 0, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store i64 0, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  store i2 1, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="159" st_id="4" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="160" st_id="5" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="171" st_id="16" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="182" st_id="27" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="184" st_id="29" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="189" st_id="34" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="192" st_id="37" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="193" st_id="38" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge998:0  %tmp_249 = srem i32 %tmp_306, 372

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="194" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge998:1  %tmp_314 = trunc i32 %tmp_249 to i10

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="195" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge998:2  %tmp_250 = icmp eq i10 %tmp_314, 0

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="196" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge998:3  br i1 %tmp_250, label %.preheader935.preheader, label %.loopexit936_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader935.preheader:0  br label %.preheader935

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader935:0  %p_0610_2 = phi i1 [ %last_V_9, %25 ], [ %recv_data_last_V, %.preheader935.preheader ]

]]></Node>
<StgValue><ssdm name="p_0610_2"/></StgValue>
</operation>

<operation id="199" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader935:1  br i1 %p_0610_2, label %.loopexit936_ifconv.loopexit, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="39" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
<literal name="p_0610_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_7 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="201" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
<literal name="p_0610_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:1  %last_V_9 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_7, i32 72)

]]></Node>
<StgValue><ssdm name="last_V_9"/></StgValue>
</operation>

<operation id="202" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
<literal name="p_0610_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader935

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit936_ifconv.loopexit:0  br label %.loopexit936_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit936_ifconv:0  %p_0610_3 = phi i1 [ %recv_data_last_V, %._crit_edge998 ], [ true, %.loopexit936_ifconv.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0610_3"/></StgValue>
</operation>

<operation id="205" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.loopexit936_ifconv:1  %error_MSG_SIZE_V_loa_3 = load i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V_loa_3"/></StgValue>
</operation>

<operation id="206" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit936_ifconv:2  %seq_num = add nsw i32 %error_MSG_SIZE_V_loa_3, 1

]]></Node>
<StgValue><ssdm name="seq_num"/></StgValue>
</operation>

<operation id="207" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit936_ifconv:3  %p_s = select i1 %tmp_243, i32 %seq_num, i32 %error_MSG_SIZE_V_loa_3

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="208" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit936_ifconv:4  %seq_num_2 = select i1 %p_0610_3, i32 %p_s, i32 %error_MSG_SIZE_V_loa_3

]]></Node>
<StgValue><ssdm name="seq_num_2"/></StgValue>
</operation>

<operation id="209" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit936_ifconv:5  br i1 %tmp_243, label %.preheader933.preheader, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_253 = icmp eq i4 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="211" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_253, label %.preheader932.preheader, label %.loopexit934.pre28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.pre28:0  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit934.pre28:1  store i32 %seq_num_2, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.pre28:2  store i1 %p_0610_3, i1* %last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.loopexit934.pre28:3  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="tmp_250" val="0"/>
<literal name="tmp_253" val="1"/>
</and_exp><and_exp><literal name="tmp_243" val="0"/>
<literal name="p_0610_2" val="1"/>
<literal name="tmp_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader932.preheader:0  br label %.preheader932

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="tmp_250" val="0"/>
</and_exp><and_exp><literal name="tmp_243" val="1"/>
<literal name="p_0610_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
.preheader933.preheader:0  br label %.preheader933

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="218" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader932:0  %p_0610_4 = phi i1 [ %last_V_10, %29 ], [ %p_0610_3, %.preheader932.preheader ]

]]></Node>
<StgValue><ssdm name="p_0610_4"/></StgValue>
</operation>

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader932:1  br i1 %p_0610_4, label %30, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="p_0610_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_8 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="p_0610_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:1  %last_V_10 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_8, i32 72)

]]></Node>
<StgValue><ssdm name="last_V_10"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="p_0610_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader932

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i121.i32.i32(i121 %tmp_5, i32 81, i32 84)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_258 = icmp eq i4 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_258, label %31, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_260 = icmp eq i4 %p_Result_5, 1

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_260, label %49, label %.loopexit934.pre

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.pre:0  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit934.pre:1  store i32 %seq_num_2, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.pre:2  store i1 true, i1* %last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.loopexit934.pre:3  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
:0  %temp_diff_src_or_typ_40 = zext i8 %recv_data_dest_V to i16

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_40"/></StgValue>
</operation>

<operation id="233" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="121">
<![CDATA[
:1  %temp_diff_src_or_typ_41 = trunc i121 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_41"/></StgValue>
</operation>

<operation id="234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %temp_diff_src_or_typ_42 = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_42"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %temp_diff_src_or_typ_43 = call i32 @_ssdm_op_PartSelect.i32.i121.i32.i32(i121 %tmp_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_43"/></StgValue>
</operation>

<operation id="236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %temp_diff_src_or_typ_44 = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp_5, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_44"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %temp_diff_src_or_typ_45 = call i4 @_ssdm_op_PartSelect.i4.i121.i32.i32(i121 %tmp_5, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_45"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_262 = icmp eq i8 %temp_diff_src_or_typ_42, 0

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_262, label %.preheader926.preheader, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_264 = icmp eq i8 %temp_diff_src_or_typ_42, 1

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="241" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_264, label %.preheader925.preheader, label %._crit_edge1022

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.preheader925.preheader:0  %float_clr_num_load = load i32* @float_clr_num, align 4

]]></Node>
<StgValue><ssdm name="float_clr_num_load"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.preheader925.preheader:1  br label %.preheader925

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
.preheader926.preheader:0  %float_req_num_load_3 = load i32* @float_req_num, align 4

]]></Node>
<StgValue><ssdm name="float_req_num_load_3"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_260" val="1"/>
<literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader926.preheader:1  br label %.preheader926

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
:0  %temp_diff_src_or_typ = zext i8 %recv_data_dest_V to i16

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ"/></StgValue>
</operation>

<operation id="247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="121">
<![CDATA[
:1  %temp_diff_src_or_typ_35 = trunc i121 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_35"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %temp_diff_src_or_typ_36 = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_36"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %temp_diff_src_or_typ_37 = call i32 @_ssdm_op_PartSelect.i32.i121.i32.i32(i121 %tmp_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_37"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %temp_diff_src_or_typ_38 = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp_5, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_38"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %temp_diff_src_or_typ_39 = call i4 @_ssdm_op_PartSelect.i4.i121.i32.i32(i121 %tmp_5, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="temp_diff_src_or_typ_39"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_259 = icmp eq i8 %temp_diff_src_or_typ_36, 0

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_259, label %.preheader930.preheader, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_261 = icmp eq i8 %temp_diff_src_or_typ_36, 1

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="255" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_261, label %.preheader928.preheader, label %._crit_edge1008

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
.preheader928.preheader:0  %int_clr_num_load = load i32* @int_clr_num, align 4

]]></Node>
<StgValue><ssdm name="int_clr_num_load"/></StgValue>
</operation>

<operation id="257" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader:1  br label %.preheader928

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
.preheader930.preheader:0  %int_req_num_load = load i32* @int_req_num, align 4

]]></Node>
<StgValue><ssdm name="int_req_num_load"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="p_0610_4" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader:1  br label %.preheader930

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader925:0  %i12 = phi i31 [ %i_24, %._crit_edge1023 ], [ 0, %.preheader925.preheader ]

]]></Node>
<StgValue><ssdm name="i12"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="31">
<![CDATA[
.preheader925:1  %i12_cast = zext i31 %i12 to i32

]]></Node>
<StgValue><ssdm name="i12_cast"/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader925:2  %tmp_280 = icmp slt i32 %i12_cast, %float_clr_num_load

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader925:3  %i_24 = add i31 %i12, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="264" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader925:4  br i1 %tmp_280, label %58, label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_283 = zext i31 %i12 to i64

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_clr2snd_array_s = getelementptr [512 x i8]* @float_clr2snd_array_5, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_s"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_clr2snd_array_176 = load i8* %float_clr2snd_array_s, align 16

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_176"/></StgValue>
</operation>

<operation id="268" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_285 = sext i32 %float_clr_num_load to i64

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_clr2snd_array_187 = getelementptr [512 x i8]* @float_clr2snd_array_5, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_187"/></StgValue>
</operation>

<operation id="270" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %temp_diff_src_or_typ_41, i8* %float_clr2snd_array_187, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %float_clr2snd_array_188 = getelementptr [512 x i8]* @float_clr2snd_array_4, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_188"/></StgValue>
</operation>

<operation id="272" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:4  store i8 1, i8* %float_clr2snd_array_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %float_clr2snd_array_189 = getelementptr [512 x i32]* @float_clr2snd_array_3, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_189"/></StgValue>
</operation>

<operation id="274" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6  store i32 %temp_diff_src_or_typ_43, i32* %float_clr2snd_array_189, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %float_clr2snd_array_190 = getelementptr [512 x i8]* @float_clr2snd_array_s, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_190"/></StgValue>
</operation>

<operation id="276" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %temp_diff_src_or_typ_44, i8* %float_clr2snd_array_190, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %float_clr2snd_array_191 = getelementptr [512 x i4]* @float_clr2snd_array_7, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_191"/></StgValue>
</operation>

<operation id="278" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:10  store i4 %temp_diff_src_or_typ_45, i4* %float_clr2snd_array_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %float_clr2snd_array_192 = getelementptr [512 x i16]* @float_clr2snd_array_1, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_192"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:12  store i16 %temp_diff_src_or_typ_40, i16* %float_clr2snd_array_192, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_286 = add nsw i32 %float_clr_num_load, 1

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_286, i32* @float_clr_num, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="1"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge1022

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1022:0  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader926:0  %i11 = phi i31 [ %i_23, %._crit_edge1016 ], [ 0, %.preheader926.preheader ]

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="31">
<![CDATA[
.preheader926:1  %i11_cast = zext i31 %i11 to i32

]]></Node>
<StgValue><ssdm name="i11_cast"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader926:2  %tmp_270 = icmp slt i32 %i11_cast, %float_req_num_load_3

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader926:3  %i_23 = add i31 %i11, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader926:4  br i1 %tmp_270, label %50, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_276 = zext i31 %i11 to i64

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_request_array_142 = getelementptr [512 x i8]* @float_request_array_5, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_142"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_request_array_143 = load i8* %float_request_array_142, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_143"/></StgValue>
</operation>

<operation id="293" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_278 = sext i32 %float_req_num_load_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="294" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_request_array_154 = getelementptr [512 x i8]* @float_request_array_5, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_154"/></StgValue>
</operation>

<operation id="295" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %temp_diff_src_or_typ_41, i8* %float_request_array_154, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %float_request_array_155 = getelementptr [512 x i8]* @float_request_array_4, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_155"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:4  store i8 0, i8* %float_request_array_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %float_request_array_156 = getelementptr [512 x i32]* @float_request_array_3, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_156"/></StgValue>
</operation>

<operation id="299" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6  store i32 %temp_diff_src_or_typ_43, i32* %float_request_array_156, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %float_request_array_157 = getelementptr [512 x i8]* @float_request_array_s, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_157"/></StgValue>
</operation>

<operation id="301" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %temp_diff_src_or_typ_44, i8* %float_request_array_157, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %float_request_array_158 = getelementptr [512 x i4]* @float_request_array_7, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_158"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:10  store i4 %temp_diff_src_or_typ_45, i4* %float_request_array_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %float_request_array_159 = getelementptr [512 x i16]* @float_request_array_1, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="float_request_array_159"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:12  store i16 %temp_diff_src_or_typ_40, i16* %float_request_array_159, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_279 = add nsw i32 %float_req_num_load_3, 1

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_279, i32* @float_req_num, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_26 = add nsw i32 %i3, -1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="310" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %seq_num_2, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 true, i1* %last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_264" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="1"/>
<literal name="tmp_270" val="0"/>
</and_exp><and_exp><literal name="tmp_262" val="0"/>
<literal name="tmp_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="314" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_clr2snd_array_176 = load i8* %float_clr2snd_array_s, align 16

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_176"/></StgValue>
</operation>

<operation id="315" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_284 = icmp eq i8 %float_clr2snd_array_176, %temp_diff_src_or_typ_41

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_284, label %59, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_clr2snd_array_177 = getelementptr [512 x i16]* @float_clr2snd_array_1, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_177"/></StgValue>
</operation>

<operation id="318" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_178 = load i16* %float_clr2snd_array_177, align 4

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_178"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="319" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_178 = load i16* %float_clr2snd_array_177, align 4

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_178"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_289 = icmp eq i16 %float_clr2snd_array_178, %temp_diff_src_or_typ_40

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_289, label %60, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_clr2snd_array_179 = getelementptr [512 x i8]* @float_clr2snd_array_4, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_179"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_180 = load i8* %float_clr2snd_array_179, align 1

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_180"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="324" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_180 = load i8* %float_clr2snd_array_179, align 1

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_180"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_293 = icmp eq i8 %float_clr2snd_array_180, 1

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_293, label %61, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_clr2snd_array_181 = getelementptr [512 x i32]* @float_clr2snd_array_3, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_181"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_182 = load i32* %float_clr2snd_array_181, align 4

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_182"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="329" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_182 = load i32* %float_clr2snd_array_181, align 4

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_182"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_297 = icmp eq i32 %float_clr2snd_array_182, %temp_diff_src_or_typ_43

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_297, label %62, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_clr2snd_array_183 = getelementptr [512 x i8]* @float_clr2snd_array_s, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_183"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_184 = load i8* %float_clr2snd_array_183, align 8

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_184"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="334" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_184 = load i8* %float_clr2snd_array_183, align 8

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_184"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_300 = icmp eq i8 %float_clr2snd_array_184, %temp_diff_src_or_typ_44

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_300, label %63, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_clr2snd_array_185 = getelementptr [512 x i4]* @float_clr2snd_array_7, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_185"/></StgValue>
</operation>

<operation id="338" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_186 = load i4* %float_clr2snd_array_185, align 1

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_186"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="339" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="1"/>
<literal name="tmp_289" val="1"/>
<literal name="tmp_293" val="1"/>
<literal name="tmp_297" val="1"/>
<literal name="tmp_300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="9">
<![CDATA[
:1  %float_clr2snd_array_186 = load i4* %float_clr2snd_array_185, align 1

]]></Node>
<StgValue><ssdm name="float_clr2snd_array_186"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="1"/>
<literal name="tmp_289" val="1"/>
<literal name="tmp_293" val="1"/>
<literal name="tmp_297" val="1"/>
<literal name="tmp_300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_301 = icmp eq i4 %float_clr2snd_array_186, %temp_diff_src_or_typ_45

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="1"/>
<literal name="tmp_289" val="1"/>
<literal name="tmp_293" val="1"/>
<literal name="tmp_297" val="1"/>
<literal name="tmp_300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_301, label %.loopexit.loopexit, label %._crit_edge1023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_289" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_293" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_297" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_300" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1023:0  br label %.preheader925

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="1"/>
<literal name="tmp_289" val="1"/>
<literal name="tmp_293" val="1"/>
<literal name="tmp_297" val="1"/>
<literal name="tmp_300" val="1"/>
<literal name="tmp_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="1"/>
<literal name="tmp_282" val="1"/>
<literal name="tmp_288" val="1"/>
<literal name="tmp_292" val="1"/>
<literal name="tmp_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="9">
<![CDATA[
:1  %float_request_array_153 = load i4* %float_request_array_152, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_153"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="1"/>
<literal name="tmp_282" val="1"/>
<literal name="tmp_288" val="1"/>
<literal name="tmp_292" val="1"/>
<literal name="tmp_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_299 = icmp eq i4 %float_request_array_153, %temp_diff_src_or_typ_45

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="1"/>
<literal name="tmp_282" val="1"/>
<literal name="tmp_288" val="1"/>
<literal name="tmp_292" val="1"/>
<literal name="tmp_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_299, label %.loopexit.loopexit33, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_282" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_288" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_292" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_296" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1016:0  br label %.preheader926

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="1"/>
<literal name="tmp_282" val="1"/>
<literal name="tmp_288" val="1"/>
<literal name="tmp_292" val="1"/>
<literal name="tmp_296" val="1"/>
<literal name="tmp_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit33:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="1"/>
<literal name="tmp_281" val="1"/>
<literal name="int_clr2snd_array_PK_17" val="1"/>
<literal name="tmp_291" val="1"/>
<literal name="tmp_295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_DA_17 = load i4* %int_clr2snd_array_DA, align 1

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DA_17"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="1"/>
<literal name="tmp_281" val="1"/>
<literal name="int_clr2snd_array_PK_17" val="1"/>
<literal name="tmp_291" val="1"/>
<literal name="tmp_295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_298 = icmp eq i4 %int_clr2snd_array_DA_17, %temp_diff_src_or_typ_39

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="1"/>
<literal name="tmp_281" val="1"/>
<literal name="int_clr2snd_array_PK_17" val="1"/>
<literal name="tmp_291" val="1"/>
<literal name="tmp_295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_298, label %.loopexit.loopexit34, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="int_clr2snd_array_PK_17" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_291" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_295" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1009:0  br label %.preheader928

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="1"/>
<literal name="tmp_281" val="1"/>
<literal name="int_clr2snd_array_PK_17" val="1"/>
<literal name="tmp_291" val="1"/>
<literal name="tmp_295" val="1"/>
<literal name="tmp_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit34:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="1"/>
<literal name="tmp_271" val="1"/>
<literal name="int_request_array_PK_17" val="0"/>
<literal name="tmp_287" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="9">
<![CDATA[
:1  %int_request_array_DA_17 = load i4* %int_request_array_DA, align 1

]]></Node>
<StgValue><ssdm name="int_request_array_DA_17"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="1"/>
<literal name="tmp_271" val="1"/>
<literal name="int_request_array_PK_17" val="0"/>
<literal name="tmp_287" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_294 = icmp eq i4 %int_request_array_DA_17, %temp_diff_src_or_typ_39

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="1"/>
<literal name="tmp_271" val="1"/>
<literal name="int_request_array_PK_17" val="0"/>
<literal name="tmp_287" val="1"/>
<literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_294, label %.loopexit.loopexit35, label %._crit_edge1002

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="1"/>
<literal name="tmp_271" val="1"/>
<literal name="int_request_array_PK_17" val="0"/>
<literal name="tmp_287" val="1"/>
<literal name="tmp_290" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit35:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_271" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="int_request_array_PK_17" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_287" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_290" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_239" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1002:0  br label %.preheader930

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="3"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_239" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="0"/>
<literal name="tmp_284" val="1"/>
<literal name="tmp_289" val="1"/>
<literal name="tmp_293" val="1"/>
<literal name="tmp_297" val="1"/>
<literal name="tmp_300" val="1"/>
<literal name="tmp_301" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_258" val="0"/>
<literal name="tmp_262" val="1"/>
<literal name="tmp_277" val="1"/>
<literal name="tmp_282" val="1"/>
<literal name="tmp_288" val="1"/>
<literal name="tmp_292" val="1"/>
<literal name="tmp_296" val="1"/>
<literal name="tmp_299" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="0"/>
<literal name="tmp_273" val="1"/>
<literal name="tmp_281" val="1"/>
<literal name="int_clr2snd_array_PK_17" val="1"/>
<literal name="tmp_291" val="1"/>
<literal name="tmp_295" val="1"/>
<literal name="tmp_298" val="1"/>
</and_exp><and_exp><literal name="state_1_load" val="2"/>
<literal name="tmp_258" val="1"/>
<literal name="tmp_259" val="1"/>
<literal name="tmp_266" val="1"/>
<literal name="tmp_271" val="1"/>
<literal name="int_request_array_PK_17" val="0"/>
<literal name="tmp_287" val="1"/>
<literal name="tmp_290" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="360" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_request_array_143 = load i8* %float_request_array_142, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_143"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_277 = icmp eq i8 %float_request_array_143, %temp_diff_src_or_typ_41

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_277, label %51, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_144 = getelementptr [512 x i16]* @float_request_array_1, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_144"/></StgValue>
</operation>

<operation id="364" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_request_array_145 = load i16* %float_request_array_144, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_145"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="365" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_request_array_145 = load i16* %float_request_array_144, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_145"/></StgValue>
</operation>

<operation id="366" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_282 = icmp eq i16 %float_request_array_145, %temp_diff_src_or_typ_40

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_282, label %52, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_146 = getelementptr [512 x i8]* @float_request_array_4, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_146"/></StgValue>
</operation>

<operation id="369" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_147 = load i8* %float_request_array_146, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_147"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="370" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_147 = load i8* %float_request_array_146, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_147"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_288 = icmp eq i8 %float_request_array_147, 0

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_288, label %53, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_148 = getelementptr [512 x i32]* @float_request_array_3, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_148"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9">
<![CDATA[
:1  %float_request_array_149 = load i32* %float_request_array_148, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_149"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="375" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9">
<![CDATA[
:1  %float_request_array_149 = load i32* %float_request_array_148, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_149"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_292 = icmp eq i32 %float_request_array_149, %temp_diff_src_or_typ_43

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_292, label %54, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_150 = getelementptr [512 x i8]* @float_request_array_s, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_150"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_151 = load i8* %float_request_array_150, align 8

]]></Node>
<StgValue><ssdm name="float_request_array_151"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="380" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_151 = load i8* %float_request_array_150, align 8

]]></Node>
<StgValue><ssdm name="float_request_array_151"/></StgValue>
</operation>

<operation id="381" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_296 = icmp eq i8 %float_request_array_151, %temp_diff_src_or_typ_44

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="382" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_296, label %55, label %._crit_edge1016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_152 = getelementptr [512 x i4]* @float_request_array_7, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="float_request_array_152"/></StgValue>
</operation>

<operation id="384" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="9">
<![CDATA[
:1  %float_request_array_153 = load i4* %float_request_array_152, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_153"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="385" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader928:0  %i9 = phi i31 [ %i_22, %._crit_edge1009 ], [ 0, %.preheader928.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="386" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="31">
<![CDATA[
.preheader928:1  %i9_cast = zext i31 %i9 to i32

]]></Node>
<StgValue><ssdm name="i9_cast"/></StgValue>
</operation>

<operation id="387" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader928:2  %tmp_269 = icmp slt i32 %i9_cast, %int_clr_num_load

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="388" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader928:3  %i_22 = add i31 %i9, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="389" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader928:4  br i1 %tmp_269, label %40, label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_272 = zext i31 %i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="391" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %int_clr2snd_array_SR = getelementptr [512 x i8]* @int_clr2snd_array_SR, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_SR"/></StgValue>
</operation>

<operation id="392" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="9">
<![CDATA[
:2  %int_clr2snd_array_SR_17 = load i8* %int_clr2snd_array_SR, align 16

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_SR_17"/></StgValue>
</operation>

<operation id="393" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_274 = sext i32 %int_clr_num_load to i64

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %int_clr2snd_array_SR_18 = getelementptr [512 x i8]* @int_clr2snd_array_SR, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_SR_18"/></StgValue>
</operation>

<operation id="395" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %temp_diff_src_or_typ_35, i8* %int_clr2snd_array_SR_18, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %int_clr2snd_array_PK_18 = getelementptr [512 x i1]* @int_clr2snd_array_PK, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_PK_18"/></StgValue>
</operation>

<operation id="397" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:4  store i1 true, i1* %int_clr2snd_array_PK_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %int_clr2snd_array_MS_18 = getelementptr [512 x i32]* @int_clr2snd_array_MS, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_MS_18"/></StgValue>
</operation>

<operation id="399" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6  store i32 %temp_diff_src_or_typ_37, i32* %int_clr2snd_array_MS_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %int_clr2snd_array_TA_18 = getelementptr [512 x i8]* @int_clr2snd_array_TA, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_TA_18"/></StgValue>
</operation>

<operation id="401" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %temp_diff_src_or_typ_38, i8* %int_clr2snd_array_TA_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %int_clr2snd_array_DA_18 = getelementptr [512 x i4]* @int_clr2snd_array_DA, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DA_18"/></StgValue>
</operation>

<operation id="403" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:10  store i4 %temp_diff_src_or_typ_39, i4* %int_clr2snd_array_DA_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %int_clr2snd_array_DE_18 = getelementptr [512 x i16]* @int_clr2snd_array_DE, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DE_18"/></StgValue>
</operation>

<operation id="405" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:12  store i16 %temp_diff_src_or_typ, i16* %int_clr2snd_array_DE_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_275 = add nsw i32 %int_clr_num_load, 1

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="407" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_275, i32* @int_clr_num, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="1"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge1008

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1008:0  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader930:0  %i8 = phi i31 [ %i_33, %._crit_edge1002 ], [ 0, %.preheader930.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="411" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="31">
<![CDATA[
.preheader930:1  %i8_cast = zext i31 %i8 to i32

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="412" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader930:2  %tmp_263 = icmp slt i32 %i8_cast, %int_req_num_load

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader930:3  %i_33 = add i31 %i8, 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader930:4  br i1 %tmp_263, label %32, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_265 = zext i31 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="416" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %int_request_array_SR = getelementptr [512 x i8]* @int_request_array_SR, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_SR"/></StgValue>
</operation>

<operation id="417" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="9">
<![CDATA[
:2  %int_request_array_SR_17 = load i8* %int_request_array_SR, align 16

]]></Node>
<StgValue><ssdm name="int_request_array_SR_17"/></StgValue>
</operation>

<operation id="418" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_267 = sext i32 %int_req_num_load to i64

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="419" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %int_request_array_SR_18 = getelementptr [512 x i8]* @int_request_array_SR, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_SR_18"/></StgValue>
</operation>

<operation id="420" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %temp_diff_src_or_typ_35, i8* %int_request_array_SR_18, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %int_request_array_PK_18 = getelementptr [512 x i1]* @int_request_array_PK, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_PK_18"/></StgValue>
</operation>

<operation id="422" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:4  store i1 false, i1* %int_request_array_PK_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %int_request_array_MS_18 = getelementptr [512 x i32]* @int_request_array_MS, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_MS_18"/></StgValue>
</operation>

<operation id="424" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6  store i32 %temp_diff_src_or_typ_37, i32* %int_request_array_MS_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %int_request_array_TA_18 = getelementptr [512 x i8]* @int_request_array_TA, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_TA_18"/></StgValue>
</operation>

<operation id="426" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %temp_diff_src_or_typ_38, i8* %int_request_array_TA_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %int_request_array_DA_18 = getelementptr [512 x i4]* @int_request_array_DA, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_DA_18"/></StgValue>
</operation>

<operation id="428" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:10  store i4 %temp_diff_src_or_typ_39, i4* %int_request_array_DA_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %int_request_array_DE_18 = getelementptr [512 x i16]* @int_request_array_DE, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="int_request_array_DE_18"/></StgValue>
</operation>

<operation id="430" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:12  store i16 %temp_diff_src_or_typ, i16* %int_request_array_DE_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_268 = add nsw i32 %int_req_num_load, 1

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_268, i32* @int_req_num, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_25 = add nsw i32 %i3, -1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %seq_num_2, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 true, i1* %last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_261" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="1"/>
<literal name="tmp_263" val="0"/>
</and_exp><and_exp><literal name="tmp_259" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="439" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="9">
<![CDATA[
:2  %int_clr2snd_array_SR_17 = load i8* %int_clr2snd_array_SR, align 16

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_SR_17"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_273 = icmp eq i8 %int_clr2snd_array_SR_17, %temp_diff_src_or_typ_35

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_273, label %41, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_clr2snd_array_DE = getelementptr [512 x i16]* @int_clr2snd_array_DE, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DE"/></StgValue>
</operation>

<operation id="443" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_DE_17 = load i16* %int_clr2snd_array_DE, align 4

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DE_17"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="444" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_DE_17 = load i16* %int_clr2snd_array_DE, align 4

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DE_17"/></StgValue>
</operation>

<operation id="445" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_281 = icmp eq i16 %int_clr2snd_array_DE_17, %temp_diff_src_or_typ

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="446" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_281, label %42, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_clr2snd_array_PK = getelementptr [512 x i1]* @int_clr2snd_array_PK, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_PK"/></StgValue>
</operation>

<operation id="448" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_PK_17 = load i1* %int_clr2snd_array_PK, align 1

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_PK_17"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="449" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_PK_17 = load i1* %int_clr2snd_array_PK, align 1

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_PK_17"/></StgValue>
</operation>

<operation id="450" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %int_clr2snd_array_PK_17, label %43, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="int_clr2snd_array_PK_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_clr2snd_array_MS = getelementptr [512 x i32]* @int_clr2snd_array_MS, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_MS"/></StgValue>
</operation>

<operation id="452" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="int_clr2snd_array_PK_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_MS_17 = load i32* %int_clr2snd_array_MS, align 4

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_MS_17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="453" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_MS_17 = load i32* %int_clr2snd_array_MS, align 4

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_MS_17"/></StgValue>
</operation>

<operation id="454" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_291 = icmp eq i32 %int_clr2snd_array_MS_17, %temp_diff_src_or_typ_37

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="455" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_291, label %44, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_clr2snd_array_TA = getelementptr [512 x i8]* @int_clr2snd_array_TA, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_TA"/></StgValue>
</operation>

<operation id="457" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_TA_17 = load i8* %int_clr2snd_array_TA, align 8

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_TA_17"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="458" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_TA_17 = load i8* %int_clr2snd_array_TA, align 8

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_TA_17"/></StgValue>
</operation>

<operation id="459" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_295 = icmp eq i8 %int_clr2snd_array_TA_17, %temp_diff_src_or_typ_38

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="460" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_295, label %45, label %._crit_edge1009

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_clr2snd_array_DA = getelementptr [512 x i4]* @int_clr2snd_array_DA, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DA"/></StgValue>
</operation>

<operation id="462" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="9">
<![CDATA[
:1  %int_clr2snd_array_DA_17 = load i4* %int_clr2snd_array_DA, align 1

]]></Node>
<StgValue><ssdm name="int_clr2snd_array_DA_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="463" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="9">
<![CDATA[
:2  %int_request_array_SR_17 = load i8* %int_request_array_SR, align 16

]]></Node>
<StgValue><ssdm name="int_request_array_SR_17"/></StgValue>
</operation>

<operation id="464" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_266 = icmp eq i8 %int_request_array_SR_17, %temp_diff_src_or_typ_35

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="465" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_266, label %33, label %._crit_edge1002

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_request_array_DE = getelementptr [512 x i16]* @int_request_array_DE, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_DE"/></StgValue>
</operation>

<operation id="467" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="9">
<![CDATA[
:1  %int_request_array_DE_17 = load i16* %int_request_array_DE, align 4

]]></Node>
<StgValue><ssdm name="int_request_array_DE_17"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="468" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="9">
<![CDATA[
:1  %int_request_array_DE_17 = load i16* %int_request_array_DE, align 4

]]></Node>
<StgValue><ssdm name="int_request_array_DE_17"/></StgValue>
</operation>

<operation id="469" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_271 = icmp eq i16 %int_request_array_DE_17, %temp_diff_src_or_typ

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="470" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_271, label %34, label %._crit_edge1002

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_request_array_PK = getelementptr [512 x i1]* @int_request_array_PK, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_PK"/></StgValue>
</operation>

<operation id="472" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="9">
<![CDATA[
:1  %int_request_array_PK_17 = load i1* %int_request_array_PK, align 1

]]></Node>
<StgValue><ssdm name="int_request_array_PK_17"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="473" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="9">
<![CDATA[
:1  %int_request_array_PK_17 = load i1* %int_request_array_PK, align 1

]]></Node>
<StgValue><ssdm name="int_request_array_PK_17"/></StgValue>
</operation>

<operation id="474" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %int_request_array_PK_17, label %._crit_edge1002, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="int_request_array_PK_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_request_array_MS = getelementptr [512 x i32]* @int_request_array_MS, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_MS"/></StgValue>
</operation>

<operation id="476" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="int_request_array_PK_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="9">
<![CDATA[
:1  %int_request_array_MS_17 = load i32* %int_request_array_MS, align 4

]]></Node>
<StgValue><ssdm name="int_request_array_MS_17"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="477" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="9">
<![CDATA[
:1  %int_request_array_MS_17 = load i32* %int_request_array_MS, align 4

]]></Node>
<StgValue><ssdm name="int_request_array_MS_17"/></StgValue>
</operation>

<operation id="478" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_287 = icmp eq i32 %int_request_array_MS_17, %temp_diff_src_or_typ_37

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="479" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_287, label %36, label %._crit_edge1002

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_request_array_TA = getelementptr [512 x i8]* @int_request_array_TA, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_TA"/></StgValue>
</operation>

<operation id="481" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="9">
<![CDATA[
:1  %int_request_array_TA_17 = load i8* %int_request_array_TA, align 8

]]></Node>
<StgValue><ssdm name="int_request_array_TA_17"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="482" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="9">
<![CDATA[
:1  %int_request_array_TA_17 = load i8* %int_request_array_TA, align 8

]]></Node>
<StgValue><ssdm name="int_request_array_TA_17"/></StgValue>
</operation>

<operation id="483" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_290 = icmp eq i8 %int_request_array_TA_17, %temp_diff_src_or_typ_38

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_290, label %37, label %._crit_edge1002

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %int_request_array_DA = getelementptr [512 x i4]* @int_request_array_DA, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="int_request_array_DA"/></StgValue>
</operation>

<operation id="486" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="9">
<![CDATA[
:1  %int_request_array_DA_17 = load i4* %int_request_array_DA, align 1

]]></Node>
<StgValue><ssdm name="int_request_array_DA_17"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="487" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader933:0  %j7 = phi i2 [ %j_12, %._crit_edge1001 ], [ 0, %.preheader933.preheader ]

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="488" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="2">
<![CDATA[
.preheader933:1  %j7_cast = zext i2 %j7 to i32

]]></Node>
<StgValue><ssdm name="j7_cast"/></StgValue>
</operation>

<operation id="489" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader933:2  %exitcond = icmp eq i2 %j7, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="490" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader933:3  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="491" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader933:4  %j_12 = add i2 %j7, 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="492" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader933:5  br i1 %exitcond, label %.loopexit934.loopexit, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_254 = add i32 %j7_cast, %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="494" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_255 = icmp slt i32 %tmp_254, 10

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="495" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_255, label %27, label %._crit_edge1001

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_316 = trunc i2 %j7 to i1

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="497" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_316, i5 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %Hi_assign = or i6 %Lo_assign, 31

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="499" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_317 = icmp ugt i6 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="6">
<![CDATA[
:4  %tmp_318 = zext i6 %Lo_assign to i7

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="501" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="6">
<![CDATA[
:5  %tmp_319 = zext i6 %Hi_assign to i7

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_320 = call i64 @_ssdm_op_PartSelect.i64.i121.i32.i32(i121 %tmp_5, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_321 = sub i7 %tmp_318, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="504" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_322 = xor i7 %tmp_318, 63

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="505" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_323 = sub i7 %tmp_319, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="506" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:10  %tmp_324 = select i1 %tmp_317, i7 %tmp_321, i7 %tmp_323

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="507" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tmp_325 = select i1 %tmp_317, i64 %tmp_320, i64 %recv_data_data_V

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="508" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:12  %tmp_326 = select i1 %tmp_317, i7 %tmp_322, i7 %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="509" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_327 = sub i7 63, %tmp_324

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="510" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="7">
<![CDATA[
:14  %tmp_328 = zext i7 %tmp_326 to i64

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="511" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="7">
<![CDATA[
:15  %tmp_329 = zext i7 %tmp_327 to i64

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_330 = lshr i64 %tmp_325, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="513" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_331 = lshr i64 -1, %tmp_329

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="514" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %p_Result_s_197 = and i64 %tmp_330, %tmp_331

]]></Node>
<StgValue><ssdm name="p_Result_s_197"/></StgValue>
</operation>

<operation id="515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="64">
<![CDATA[
:19  %temp = trunc i64 %p_Result_s_197 to i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="516" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="32">
<![CDATA[
:21  %tmp_334 = trunc i32 %tmp_254 to i8

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="517" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_303 = add i8 %tmp_302, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.loopexit:0  store i1 false, i1* %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit934.loopexit:1  store i32 %seq_num_2, i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit934.loopexit:2  store i1 %p_0610_3, i1* %last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
.loopexit934.loopexit:3  br label %.loopexit934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="522" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_256 = bitcast i32 %temp to float

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="523" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="8">
<![CDATA[
:23  %tmp_307_cast = sext i8 %tmp_303 to i64

]]></Node>
<StgValue><ssdm name="tmp_307_cast"/></StgValue>
</operation>

<operation id="524" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %buf_addr = getelementptr [70 x float]* %buf_r, i64 0, i64 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="525" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:25  store float %tmp_256, float* %buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge1001

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1001:0  br label %.preheader933

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32">
<![CDATA[
.loopexit934:0  %i3_4 = phi i32 [ %i_25, %47 ], [ %i_26, %65 ], [ %i3, %.loopexit934.pre ], [ %i3, %.loopexit934.pre28 ], [ %i, %._crit_edge1000 ], [ %i_32, %66 ], [ %i3, %.loopexit934.loopexit ]

]]></Node>
<StgValue><ssdm name="i3_4"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit934:1  %i_34 = add nsw i32 %i3_4, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
.loopexit934:2  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="531" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_0610_1 = phi i1 [ %last_V_load, %16 ], [ %last_V_7, %18 ]

]]></Node>
<StgValue><ssdm name="p_0610_1"/></StgValue>
</operation>

<operation id="532" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_0610_1, label %19, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="67" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="p_0610_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_3158 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_3158"/></StgValue>
</operation>

<operation id="534" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="p_0610_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:1  %last_V_7 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_3158, i32 72)

]]></Node>
<StgValue><ssdm name="last_V_7"/></StgValue>
</operation>

<operation id="535" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="p_0610_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="p_0610_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
:0  %error_MSG_SIZE_V_loa = load i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V_loa"/></StgValue>
</operation>

<operation id="537" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="p_0610_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="121" op_0_bw="121" op_1_bw="49" op_2_bw="8" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:1  %tmp_4 = call i121 @_ssdm_op_BitConcatenate.i121.i49.i8.i4.i4.i8.i32.i8.i8(i49 513, i8 %pkt_out_dest_V, i4 undef, i4 undef, i8 undef, i32 %error_MSG_SIZE_V_loa, i8 5, i8 %error_SRC_V)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="538" st_id="67" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="p_0610_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="121" op_2_bw="121">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i121P(i121* @stream_out_V, i121 %tmp_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="p_0610_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="540" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:0  %p_0610_9 = phi i1 [ %last_V_6, %68 ], [ %last_V_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0610_9"/></StgValue>
</operation>

<operation id="541" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:1  br i1 %p_0610_9, label %69, label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="68" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="p_0610_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_9 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="543" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="p_0610_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:1  %last_V_6 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_9, i32 72)

]]></Node>
<StgValue><ssdm name="last_V_6"/></StgValue>
</operation>

<operation id="544" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="p_0610_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
:0  %error_MSG_SIZE_V_loa_4 = load i32* %error_MSG_SIZE_V

]]></Node>
<StgValue><ssdm name="error_MSG_SIZE_V_loa_4"/></StgValue>
</operation>

<operation id="546" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  store i2 0, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 0, i64* @time_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="121" op_0_bw="121" op_1_bw="49" op_2_bw="8" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  %tmp_10 = call i121 @_ssdm_op_BitConcatenate.i121.i49.i8.i4.i4.i8.i32.i8.i8(i49 513, i8 %pkt_out_dest_V, i4 undef, i4 undef, i8 undef, i32 %error_MSG_SIZE_V_loa_4, i8 5, i8 %error_SRC_V)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="121" op_2_bw="121">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i121P(i121* @stream_out_V, i121 %tmp_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_0610_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="551" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader950:0  %j = phi i31 [ %i_31, %._crit_edge991 ], [ 0, %.preheader950.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="552" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="31">
<![CDATA[
.preheader950:1  %j_cast = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="553" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader950:2  %tmp_234 = icmp slt i32 %j_cast, %float_req_num_load

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="554" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader950:3  %i_31 = add i31 %j, 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader950:4  br i1 %tmp_234, label %0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_235 = zext i31 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="557" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_request_array_s = getelementptr [512 x i8]* @float_request_array_4, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="float_request_array_s"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_request_array_114 = load i8* %float_request_array_s, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_114"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp135 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %recv_pkt_dest_V = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp135, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="recv_pkt_dest_V"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:2  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp135, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="563" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="9">
<![CDATA[
:2  %float_request_array_114 = load i8* %float_request_array_s, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_114"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_236 = icmp eq i8 %float_request_array_114, 0

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="565" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_236, label %1, label %._crit_edge991

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_115 = getelementptr [512 x i16]* @float_request_array_1, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="float_request_array_115"/></StgValue>
</operation>

<operation id="567" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_request_array_116 = load i16* %float_request_array_115, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_116"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="568" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="9">
<![CDATA[
:1  %float_request_array_116 = load i16* %float_request_array_115, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_116"/></StgValue>
</operation>

<operation id="569" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_240 = icmp eq i16 %float_request_array_116, 0

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="570" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_240, label %2, label %._crit_edge991

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %float_request_array_117 = getelementptr [512 x i8]* @float_request_array_5, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="float_request_array_117"/></StgValue>
</operation>

<operation id="572" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_118 = load i8* %float_request_array_117, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_118"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="573" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
:1  %float_request_array_118 = load i8* %float_request_array_117, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_118"/></StgValue>
</operation>

<operation id="574" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_241 = icmp eq i8 %float_request_array_118, 1

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_241, label %3, label %._crit_edge991

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_236" val="0"/>
</and_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp><and_exp><literal name="tmp_241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge991:0  br label %.preheader950

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 1, i8* @envlp_SRC_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %float_request_array_119 = getelementptr [512 x i32]* @float_request_array_3, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="float_request_array_119"/></StgValue>
</operation>

<operation id="579" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
:2  %float_request_array_120 = load i32* %float_request_array_119, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_120"/></StgValue>
</operation>

<operation id="580" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 0, i16* @envlp_DEST_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_236" val="1"/>
<literal name="tmp_240" val="1"/>
<literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  store i2 1, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="582" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
:2  %float_request_array_120 = load i32* %float_request_array_119, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_120"/></StgValue>
</operation>

<operation id="583" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %float_request_array_120, i32* @envlp_MSG_SIZE_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_246 = add nsw i32 %float_req_num_load, -1

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="585" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_246, i32* @float_req_num, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="587" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j10 = phi i32 [ %j_cast, %3 ], [ %j_11, %5 ]

]]></Node>
<StgValue><ssdm name="j10"/></StgValue>
</operation>

<operation id="588" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_248 = icmp slt i32 %j10, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="589" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_248, label %5, label %.loopexit.loopexit36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %j_11 = add nsw i32 %j10, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="591" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_252 = sext i32 %j_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="592" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %float_request_array_121 = getelementptr [512 x i8]* @float_request_array_5, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_121"/></StgValue>
</operation>

<operation id="593" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
:4  %float_request_array_122 = load i8* %float_request_array_121, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_122"/></StgValue>
</operation>

<operation id="594" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %float_request_array_124 = getelementptr [512 x i8]* @float_request_array_4, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_124"/></StgValue>
</operation>

<operation id="595" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
:8  %float_request_array_125 = load i8* %float_request_array_124, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_125"/></StgValue>
</operation>

<operation id="596" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %float_request_array_127 = getelementptr [512 x i32]* @float_request_array_3, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_127"/></StgValue>
</operation>

<operation id="597" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
:12  %float_request_array_128 = load i32* %float_request_array_127, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_128"/></StgValue>
</operation>

<operation id="598" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %float_request_array_130 = getelementptr [512 x i8]* @float_request_array_s, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_130"/></StgValue>
</operation>

<operation id="599" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="9">
<![CDATA[
:16  %float_request_array_131 = load i8* %float_request_array_130, align 8

]]></Node>
<StgValue><ssdm name="float_request_array_131"/></StgValue>
</operation>

<operation id="600" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %float_request_array_133 = getelementptr [512 x i4]* @float_request_array_7, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_133"/></StgValue>
</operation>

<operation id="601" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="9">
<![CDATA[
:20  %float_request_array_134 = load i4* %float_request_array_133, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_134"/></StgValue>
</operation>

<operation id="602" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %float_request_array_136 = getelementptr [512 x i4]* @float_request_array_6, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_136"/></StgValue>
</operation>

<operation id="603" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="9">
<![CDATA[
:24  %float_request_array_137 = load i4* %float_request_array_136, align 2

]]></Node>
<StgValue><ssdm name="float_request_array_137"/></StgValue>
</operation>

<operation id="604" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %float_request_array_139 = getelementptr [512 x i16]* @float_request_array_1, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="float_request_array_139"/></StgValue>
</operation>

<operation id="605" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="9">
<![CDATA[
:28  %float_request_array_140 = load i16* %float_request_array_139, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_140"/></StgValue>
</operation>

<operation id="606" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="tmp_248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit36:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="607" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_251 = sext i32 %j10 to i64

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="608" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
:4  %float_request_array_122 = load i8* %float_request_array_121, align 16

]]></Node>
<StgValue><ssdm name="float_request_array_122"/></StgValue>
</operation>

<operation id="609" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %float_request_array_123 = getelementptr [512 x i8]* @float_request_array_5, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_123"/></StgValue>
</operation>

<operation id="610" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:6  store i8 %float_request_array_122, i8* %float_request_array_123, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
:8  %float_request_array_125 = load i8* %float_request_array_124, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_125"/></StgValue>
</operation>

<operation id="612" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %float_request_array_126 = getelementptr [512 x i8]* @float_request_array_4, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_126"/></StgValue>
</operation>

<operation id="613" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:10  store i8 %float_request_array_125, i8* %float_request_array_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
:12  %float_request_array_128 = load i32* %float_request_array_127, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_128"/></StgValue>
</operation>

<operation id="615" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %float_request_array_129 = getelementptr [512 x i32]* @float_request_array_3, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_129"/></StgValue>
</operation>

<operation id="616" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store i32 %float_request_array_128, i32* %float_request_array_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="9">
<![CDATA[
:16  %float_request_array_131 = load i8* %float_request_array_130, align 8

]]></Node>
<StgValue><ssdm name="float_request_array_131"/></StgValue>
</operation>

<operation id="618" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %float_request_array_132 = getelementptr [512 x i8]* @float_request_array_s, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_132"/></StgValue>
</operation>

<operation id="619" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:18  store i8 %float_request_array_131, i8* %float_request_array_132, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="9">
<![CDATA[
:20  %float_request_array_134 = load i4* %float_request_array_133, align 1

]]></Node>
<StgValue><ssdm name="float_request_array_134"/></StgValue>
</operation>

<operation id="621" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %float_request_array_135 = getelementptr [512 x i4]* @float_request_array_7, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_135"/></StgValue>
</operation>

<operation id="622" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:22  store i4 %float_request_array_134, i4* %float_request_array_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="9">
<![CDATA[
:24  %float_request_array_137 = load i4* %float_request_array_136, align 2

]]></Node>
<StgValue><ssdm name="float_request_array_137"/></StgValue>
</operation>

<operation id="624" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %float_request_array_138 = getelementptr [512 x i4]* @float_request_array_6, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_138"/></StgValue>
</operation>

<operation id="625" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
:26  store i4 %float_request_array_137, i4* %float_request_array_138, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="9">
<![CDATA[
:28  %float_request_array_140 = load i16* %float_request_array_139, align 4

]]></Node>
<StgValue><ssdm name="float_request_array_140"/></StgValue>
</operation>

<operation id="627" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %float_request_array_141 = getelementptr [512 x i16]* @float_request_array_1, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="float_request_array_141"/></StgValue>
</operation>

<operation id="628" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:30  store i16 %float_request_array_140, i16* %float_request_array_141, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="630" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %last_V_5 = phi i1 [ %tmp_305, %6 ], [ %tmp_309, %8 ]

]]></Node>
<StgValue><ssdm name="last_V_5"/></StgValue>
</operation>

<operation id="631" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %last_V_5, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="76" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
:0  %tmp_1 = call i121 @_ssdm_op_Read.ap_fifo.volatile.i121P(i121* @stream_in_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="633" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
:1  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i121.i32(i121 %tmp_1, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="634" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
:0  %envlp_DEST_V_write_a = zext i8 %recv_pkt_dest_V to i16

]]></Node>
<StgValue><ssdm name="envlp_DEST_V_write_a"/></StgValue>
</operation>

<operation id="636" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="121">
<![CDATA[
:1  %tmp_308 = trunc i121 %tmp135 to i8

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="637" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %envlp_PKT_TYPE_V_wri = call i8 @_ssdm_op_PartSelect.i8.i121.i32.i32(i121 %tmp135, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="envlp_PKT_TYPE_V_wri"/></StgValue>
</operation>

<operation id="638" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %envlp_MSG_SIZE_V_wri = call i32 @_ssdm_op_PartSelect.i32.i121.i32.i32(i121 %tmp135, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="envlp_MSG_SIZE_V_wri"/></StgValue>
</operation>

<operation id="639" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %tmp_308, i8* @envlp_SRC_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %envlp_MSG_SIZE_V_wri, i32* @envlp_MSG_SIZE_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %envlp_DEST_V_write_a, i16* @envlp_DEST_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_3 = or i8 %envlp_PKT_TYPE_V_wri, %recv_pkt_dest_V

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="643" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_11 = icmp eq i8 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="644" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_242 = icmp eq i8 %tmp_308, 1

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="645" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond1 = and i1 %tmp_11, %tmp_242

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="646" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond1, label %10, label %._crit_edge994

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 1, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge994

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge994:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
