{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714801402269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714801402269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 12:43:22 2024 " "Processing started: Sat May 04 12:43:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714801402269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714801402269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714801402269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_i2sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_i2sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_i2sound " "Found entity 1: DE2_i2sound" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) parallel_to_serial.v(12) " "Verilog HDL syntax error at parallel_to_serial.v(12) near text \"input\";  expecting an identifier (\"input\" is a reserved keyword )" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1714801402985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) parallel_to_serial.v(13) " "Verilog HDL syntax error at parallel_to_serial.v(13) near text \"input\";  expecting an identifier (\"input\" is a reserved keyword )" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1714801402986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) parallel_to_serial.v(14) " "Verilog HDL syntax error at parallel_to_serial.v(14) near text \"input\";  expecting an identifier (\"input\" is a reserved keyword )" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1714801402986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) parallel_to_serial.v(15) " "Verilog HDL syntax error at parallel_to_serial.v(15) near text \"output\";  expecting an identifier (\"output\" is a reserved keyword )" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1714801402986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \";\" parallel_to_serial.v(16) " "Verilog HDL syntax error at parallel_to_serial.v(16) near text \"reg\";  expecting \";\"" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1714801402986 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "parallel_to_serial parallel_to_serial.v(2) " "Ignored design unit \"parallel_to_serial\" at parallel_to_serial.v(2) due to previous errors" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1714801402987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 0 0 " "Found 0 design units, including 0 entities, in source file parallel_to_serial.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_machine " "Found entity 1: echo_machine" {  } { { "echo_machine.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/echo_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801402993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801402993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/shiftregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/serial_to_parallel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714801403000 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714801403395 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 12:43:23 2024 " "Processing ended: Sat May 04 12:43:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714801403395 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714801403395 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714801403395 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714801403395 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714801404004 ""}
