<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <import file="hw_blk.xml"/>
    <import file="graph/g80_pgraph/pgraph.xml"/>
    <import file="graph/gf100_pgraph/ctxctl.xml"/>
    <import file="graph/gf100_pgraph/gpc.xml"/>
    <import file="graph/gf100_pgraph/rop.xml"> HOST/DAEMON only </import>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <array name="PGRAPH" offset="0x400000" stride="0x200000" length="1" variants="GF100-">
            <reg32 offset="0x0100" name="NV_PGRAPH_INTR">
                <bitfield name="NV_PGRAPH_INTR_CLASS_ERROR" pos="20" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_CLASS_ERROR_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_CLASS_ERROR_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_EXCEPTION" pos="21" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_EXCEPTION_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_EXCEPTION_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_ILLEGAL_CLASS" pos="5" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_CLASS_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_CLASS_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_ILLEGAL_METHOD" pos="4" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_METHOD_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_METHOD_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_ILLEGAL_NOTIFY" pos="6" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_NOTIFY_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_ILLEGAL_NOTIFY_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_NOTIFY" pos="0" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_NOTIFY_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_NOTIFY_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_SEMAPHORE" pos="1" variants="G80-">
                    <value value="1" name="NV_PGRAPH_INTR_SEMAPHORE_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PGRAPH_INTR_SEMAPHORE_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_INTR_SEMAPHORE_TIMEOUT" pos="2" variants="G80-GK20A">
                    <value value="0" name="NV_PGRAPH_INTR_SEMAPHORE_TIMEOUT_NOT_PENDING" variants="G80-GK20A"/>
                    <value value="1" name="NV_PGRAPH_INTR_SEMAPHORE_TIMEOUT_PENDING" variants="G80-GK20A"/>
                    <value value="1" name="NV_PGRAPH_INTR_SEMAPHORE_TIMEOUT_RESET" variants="G80-GK20A"/>
                </bitfield>
                <brief>Interrupt status</brief>
                <doc>Shows currently pending interrupts. Write 1 to a bit to reset it, and ACK the interrupt.</doc>
                <bitfield name="NOTIFY" pos="0">
                    <doc>You asked for a NOTIFY with interrupt and got it.</doc>
                </bitfield>
                <bitfield name="QUERY" pos="1">
                    <doc>You asked for a QUERY with interrupt and got it.</doc>
                </bitfield>
                <bitfield name="SYNC" pos="2"/>
                <bitfield name="ILLEGAL_MTHD" pos="4">
                    <doc>You tried to use a method that doesn't exist on this class.</doc>
                </bitfield>
                <bitfield name="ILLEGAL_CLASS" pos="5">
                    <doc>You tried to use a class not supported by this GPU.</doc>
                </bitfield>
                <bitfield name="DOUBLE_NOTIFY" pos="6">
                    <doc>You tried to use NOTIFY command on another NOTIFY command.</doc>
                </bitfield>
                <bitfield name="UNK7" pos="7"/>
                <bitfield name="FIRMWARE_MTHD" pos="8">
                    <doc>You ran one of the FIRMWARE methods.</doc>
                </bitfield>
                <bitfield name="BUFFER_NOTIFY" pos="16">
                    <doc>You asked for m2mf transfer with interrupt after finish and got it.</doc>
                </bitfield>
                <bitfield name="CTXCTL_UP" pos="19">
                    <doc>Triggered by poking CTXCTL INTR_UP_SET.</doc>
                </bitfield>
                <bitfield name="DATA_ERROR" pos="20">
                    <doc>You used an invalid parameter for this method. Or maybe you tried
			to launch some operation, but the relevant state is inconsistent.
			Relevant state is in DATA_ERROR</doc>
                </bitfield>
                <bitfield name="TRAP" pos="21">
                    <doc>A PGRAPH command failed in the middle of execution. TRAP register will
			tell you which subunit reports the trap.</doc>
                </bitfield>
                <bitfield name="SINGLE_STEP" pos="24"/>
            </reg32>
            <reg32 offset="0x0108" name="NV_PGRAPH_EXCEPTION">
                <bitfield name="NV_PGRAPH_EXCEPTION_FE" pos="0" variants="G80-"/>
                <bitfield name="NV_PGRAPH_EXCEPTION_MEMFMT" pos="1" variants="G80-"/>
                <brief>Trap status</brief>
                <doc>Like INTR, but applies to TRAP sub-types. Shows which subunits report trap.
		Each subunit has its own TRAP status register, which you have to check in turn
		to know the exact TRAP sub-subtype, and reset it. Write 1 to a bit to reset it
		and ACK the trap.</doc>
                <bitfield name="DISPATCH" pos="0">
                    <brief>Check 404000</brief>
                </bitfield>
                <bitfield name="M2MF" pos="1">
                    <brief>Check 404600</brief>
                </bitfield>
                <bitfield name="UNK2" pos="2"/>
                <bitfield name="CCACHE" pos="3">
                    <brief>Check 408030</brief>
                </bitfield>
                <bitfield name="UNK4" pos="4">
                    <brief>Check 405840. Shader-related.</brief>
                </bitfield>
                <bitfield name="UNK5" pos="5"/>
                <bitfield name="UNK6" pos="6">
                    <brief>Check 40601c</brief>
                </bitfield>
                <bitfield name="MACRO" pos="7">
                    <brief>Check 404490</brief>
                </bitfield>
                <bitfield name="SKED" pos="8" variants="GK104-">
                    <brief>Check 407020</brief>
                </bitfield>
                <bitfield name="GPC" pos="24"/>
                <bitfield name="ROP" pos="25"/>
            </reg32>
            <reg32 offset="0x0110" name="NV_PGRAPH_CLASS_ERROR" type="G80_PGRAPH_DATA_ERROR">
                <bitfield name="NV_PGRAPH_CLASS_ERROR_CODE" low="0" high="15" variants="G80-"/>
                <doc>Stores type of the pending DATA_ERROR.</doc>
            </reg32>
            <reg32 offset="0x0118" name="NV_PGRAPH_EXCEPTION1">
                <bitfield name="NV_PGRAPH_EXCEPTION1_GPC" low="0" high="31" variants="GF100-">
                    <value value="1" name="NV_PGRAPH_EXCEPTION1_GPC_0_PENDING" variants="GF100-"/>
                </bitfield>
            </reg32>
            <reg32 offset="0x011c" name="NV_PGRAPH_EXCEPTION2"> a bitfield in the QUERY command selects whether to trigger an interrupt here or in the usual reg </reg32>
            <reg32 offset="0x0120" name="NV_PGRAPH_NONSTALL_INTR">
                <bitfield name="NV_PGRAPH_NONSTALL_INTR_TRAP" pos="1" variants="GF100-">
                    <value value="1" name="NV_PGRAPH_NONSTALL_INTR_TRAP_PENDING" variants="GF100-"/>
                </bitfield>
                <bitfield name="QUERY" pos="1"/>
            </reg32>
            <reg32 offset="0x0124" name="INTR_EN_NRHOST">
                <bitfield name="QUERY" pos="1"/>
            </reg32>
            <reg32 offset="0x0130" name="NV_PGRAPH_EXCEPTION1_EN"/>
            <reg32 offset="0x0134" name="NV_PGRAPH_EXCEPTION2_EN"/>
            <reg32 offset="0x0138" name="NV_PGRAPH_EXCEPTION_EN">
                <bitfield name="NV_PGRAPH_EXCEPTION_EN_FE" pos="0" variants="G80-"/>
                <brief>Trap enable</brief>
                <doc>A bitmask of events that will cause traps, same bit assignments as in TRAP reg.</doc>
                <bitfield name="DISPATCH" pos="0"/>
                <bitfield name="M2MF" pos="1"/>
                <bitfield name="UNK2" pos="2"/>
                <bitfield name="CCACHE" pos="3"/>
                <bitfield name="UNK4" pos="4"/>
                <bitfield name="UNK5" pos="5"/>
                <bitfield name="UNK6" pos="6"/>
                <bitfield name="MACRO" pos="7"/>
                <bitfield name="SKED" pos="8" variants="GK104-"/>
                <bitfield name="GPC" pos="24"/>
                <bitfield name="ROP" pos="25"/>
            </reg32>
            <reg32 offset="0x013c" name="NV_PGRAPH_INTR_EN">
                <brief>Interrupt enable</brief>
                <doc>A bitmask of events that will cause interrupts, same bit assignments as in INTR reg.</doc>
                <bitfield name="NOTIFY" pos="0"/>
                <bitfield name="QUERY" pos="1"/>
                <bitfield name="SYNC" pos="2"/>
                <bitfield name="ILLEGAL_MTHD" pos="4"/>
                <bitfield name="ILLEGAL_CLASS" pos="5"/>
                <bitfield name="DOUBLE_NOTIFY" pos="6"/>
                <bitfield name="UNK7" pos="7"/>
                <bitfield name="FIRMWARE_MTHD" pos="8"/>
                <bitfield name="BUFFER_NOTIFY" pos="16"/>
                <bitfield name="CTXCTL_UP" pos="19"/>
                <bitfield name="DATA_ERROR" pos="20"/>
                <bitfield name="TRAP" pos="21"/>
                <bitfield name="SINGLE_STEP" pos="24"/>
            </reg32>
            <reg32 offset="0x0140" name="INTR_DISPATCH_CTXCTL_DOWN">
                <doc>If a bit is set to 1, a given interrupt will use _CTXCTL_DOWN versions
		of interrupt registers and will be routed to main CTXCTL interrupt source
		11 [HUB_CTXCTL_DOWN] instead of host PGRAPH interrupt.</doc>
                <bitfield name="ILLEGAL_MTHD" pos="4"/>
                <bitfield name="FIRMWARE_MTHD" pos="8"/>
            </reg32>
            <reg32 offset="0x0144" name="NV_PGRAPH_FECS_INTR">
                <doc>Like INTR, but for CTXCTL interrupts.</doc>
                <bitfield name="ILLEGAL_MTHD" pos="4"/>
                <bitfield name="FIRMWARE_MTHD" pos="8"/>
            </reg32>
            <reg32 offset="0x0148" name="INTR_EN_CTXCTL_DOWN">
                <doc>Like INTR_EN, but for CTXCTL interrupts.</doc>
                <bitfield name="ILLEGAL_MTHD" pos="4"/>
                <bitfield name="FIRMWARE_MTHD" pos="8"/>
            </reg32>
            <reg32 offset="0x0200" name="NV_PGRAPH_PIPE_BUNDLE_ADDRESS">
                <bitfield name="NV_PGRAPH_PIPE_BUNDLE_ADDRESS_VALUE" low="0" high="15" variants="G80-"/>
            </reg32>
            <reg32 offset="0x0204" name="NV_PGRAPH_PIPE_BUNDLE_DATA"> ctx-switchable </reg32>
            <reg32 offset="0x0208" name="NV_PGRAPH_PIPE_BUNDLE_CONFIG">
                <bitfield name="NV_PGRAPH_PIPE_BUNDLE_CONFIG_OVERRIDE_PIPE_MODE" pos="31" variants="GF100-">
                    <value value="0" name="NV_PGRAPH_PIPE_BUNDLE_CONFIG_OVERRIDE_PIPE_MODE_DISABLED" variants="GF100-"/>
                    <value value="1" name="NV_PGRAPH_PIPE_BUNDLE_CONFIG_OVERRIDE_PIPE_MODE_ENABLED" variants="GF100-"/>
                </bitfield> ctx-switchable </reg32>
            <stripe offset="0x0500" name="FIFO">
                <reg32 offset="0x00" name="NV_PGRAPH_GRFIFO_CONTROL">
                    <bitfield name="NV_PGRAPH_GRFIFO_CONTROL_ACCESS" pos="0" variants="G80-">
                        <value value="0" name="NV_PGRAPH_GRFIFO_CONTROL_ACCESS_DISABLED" variants="G80-"/>
                        <value value="1" name="NV_PGRAPH_GRFIFO_CONTROL_ACCESS_ENABLED" variants="G80-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_GRFIFO_CONTROL_SEMAPHORE_ACCESS" pos="16" variants="G80-">
                        <value value="1" name="NV_PGRAPH_GRFIFO_CONTROL_SEMAPHORE_ACCESS_ENABLED" variants="G80-"/>
                    </bitfield>
                    <bitfield pos="0" name="PULL">
                        <doc>Enables executing commands incoming through DISPATCH_CMD.</doc>
                    </bitfield>
                    <bitfield pos="8" name="UNK8"/>
                    <bitfield pos="16" name="UNK16"> usually set, but doesn't seem needed for operation... </bitfield>
                    <bitfield high="28" low="20" name="LIMIT">
                        <doc>Max number of slots allowed to be occupied in FIFO. 0 and &gt; 0x100 are treated as 0x100.</doc>
                    </bitfield>
                </reg32>
                <reg32 offset="0x04" name="NV_PGRAPH_GRFIFO_STATUS" access="r">
                    <bitfield pos="0" name="EMPTY"/>
                    <bitfield pos="1" name="FULL"/>
                    <bitfield high="15" low="4" name="OCCUPIED">
                        <doc>How many slots contain valid data atm.</doc>
                    </bitfield>
                    <bitfield high="23" low="16" name="GET"/>
                    <bitfield high="31" low="24" name="PUT"/>
                </reg32>
            </stripe>
            <reg32 offset="0x0380" name="NV_PGRAPH_ACTIVITY0" access="r">
                <bitfield low="0" high="2" name="HUB_UNK0" type="G80_VSTATUS"/>
                <bitfield low="3" high="5" name="HUB_UNK1" type="G80_VSTATUS"/>
                <bitfield low="6" high="8" name="HUB_UNK2" type="G80_VSTATUS"/>
                <bitfield low="9" high="11" name="HUB_UNK3" type="G80_VSTATUS"/>
                <bitfield low="12" high="14" name="HUB_UNK4" type="G80_VSTATUS"/>
                <bitfield low="15" high="17" name="HUB_UNK5" type="G80_VSTATUS"/>
            </reg32>
            <reg32 offset="0x0384" name="NV_PGRAPH_ACTIVITY1" access="r">
                <bitfield low="0" high="2" name="PCOUNTER_MAIN" type="G80_VSTATUS"/>
                <bitfield low="3" high="5" name="PCOUNTER" type="G80_VSTATUS"/>
                <bitfield low="6" high="8" name="HUB_UNK8" type="G80_VSTATUS"/>
                <bitfield low="9" high="11" name="HUB_UNK9" type="G80_VSTATUS"/>
                <bitfield low="12" high="14" name="HUB_UNK10" type="G80_VSTATUS"/>
            </reg32>
            <reg32 offset="0x0388" name="NV_PGRAPH_ACTIVITY2" access="r">
                <bitfield low="0" high="2" name="ROP_UNK0" type="G80_VSTATUS"/>
                <bitfield low="3" high="5" name="ROP_UNK1" type="G80_VSTATUS"/>
                <bitfield low="6" high="8" name="ROP_UNK2" type="G80_VSTATUS"/>
                <bitfield low="9" high="11" name="HUB_UNK11" type="G80_VSTATUS"/>
                <bitfield low="12" high="14" name="HUB_UNK12" type="G80_VSTATUS"/>
                <bitfield low="15" high="17" name="HUB_UNK13" type="G80_VSTATUS"/>
            </reg32>
            <reg32 offset="0x0390" name="NV_PGRAPH_ACTIVITY4" access="r">
                <bitfield low="0" high="2" name="GPC" type="G80_VSTATUS"/>
                <bitfield low="3" high="5" name="HUB_UNK14" type="G80_VSTATUS"/>
                <bitfield low="6" high="8" name="HUB_UNK15" type="G80_VSTATUS"/>
                <bitfield low="9" high="11" name="HUB_UNK16" type="G80_VSTATUS"/>
            </reg32>
            <reg32 offset="0x0604" name="NV_PGRAPH_STATUS1" access="r"> mask of busy GPCs </reg32>
            <reg32 offset="0x0608" name="NV_PGRAPH_STATUS2" access="r"> mask of busy ROPs </reg32>
            <reg32 offset="0x060c" name="NV_PGRAPH_ENGINE_STATUS" access="r">
                <bitfield name="NV_PGRAPH_ENGINE_STATUS_VALUE" pos="0" variants="GF100-">
                    <value value="1" name="NV_PGRAPH_ENGINE_STATUS_VALUE_BUSY" variants="GF100-"/>
                </bitfield> 1 when FE busy?  enables PCOUNTER -&gt; PGRAPH.HUB status reporting </reg32>
            <reg32 offset="0x0610" name="NV_PGRAPH_STATUS_MASK">
                <bitfield pos="15" name="PCOUNTER_MAIN"/>
                <bitfield pos="16" name="PCOUNTER"/>
            </reg32>
            <reg32 offset="0x0700" name="NV_PGRAPH_STATUS" access="r">
                <bitfield pos="0" name="ALL"/>
                <bitfield pos="3" name="UNK3_PAUSABLE"/>
                <bitfield pos="5" name="UNK5_PAUSABLE"/>
                <bitfield pos="6" name="M2MF"/>
                <bitfield pos="7" name="CTXCTL"/>
                <bitfield pos="8" name="UNK8_PAUSABLE"/>
                <bitfield pos="9" name="UNK9_PAUSABLE"/>
                <bitfield pos="11" name="UNK11_PAUSABLE"/>
                <bitfield pos="12" name="UNK12_PAUSABLE"/>
                <bitfield pos="13" name="UNK13_PAUSABLE"/>
                <bitfield pos="14" name="UNK14_PAUSABLE"/>
                <bitfield pos="15" name="PCOUNTER_MAIN"/>
                <bitfield pos="16" name="PCOUNTER"/>
                <bitfield pos="17" name="UNK17_PAUSABLE"/>
                <bitfield pos="24" name="GPC"/>
                <bitfield pos="25" name="ROP"/>
            </reg32>
            <reg32 offset="0x0704" name="NV_PGRAPH_TRAPPED_ADDR">
                <bitfield name="NV_PGRAPH_TRAPPED_ADDR_MTHD" low="2" high="12" variants="G80-GT218"/>
                <bitfield name="NV_PGRAPH_TRAPPED_ADDR_SUBCH" low="16" high="18" variants="G80-"/>
                <doc>Offending subchan + method, for [most types of] PGRAPH interrupts.</doc>
                <bitfield low="2" high="13" name="MTHD" shr="2"/>
                <bitfield low="16" high="18" name="SUBCH"/>
                <bitfield pos="28" name="IB_UNK40"/>
            </reg32>
            <reg32 offset="0x0708" name="NV_PGRAPH_TRAPPED_DATA_LOW">
                <doc>Offending method data, for [most types of] PGRAPH interrupts.</doc>
            </reg32>
            <reg32 offset="0x070c" name="NV_PGRAPH_TRAPPED_DATA_HIGH"> I have no idea what this is for. But it's been around since NV10. </reg32>
            <array offset="0x4000" name="DISPATCH" stride="0x400" length="1">
                <reg32 offset="0x00" name="NV_PGRAPH_PRI_FE_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_FE_HWW_ESR_EN" pos="31" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_FE_HWW_ESR_EN_ENABLE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_FE_HWW_ESR_RESET" pos="30" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_FE_HWW_ESR_RESET_ACTIVE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
                <reg32 offset="0x04" name="CMD_ADDR">
                    <bitfield low="2" high="12" name="MTHD" shr="2"/>
                    <bitfield low="16" high="18" name="SUBCH"/>
                    <bitfield pos="20" name="NONINCR"/>
                    <bitfield pos="21" name="UNK1"> sometimes set by DISPATCH itself during exec... related to NOTIFY? </bitfield>
                    <bitfield pos="22" name="SINGLE_STEP_DONE"/>
                    <bitfield pos="25" name="DOUBLE"/>
                    <bitfield pos="28" name="IB_UNK40"/>
                    <bitfield pos="29" name="CURRENT_SUBCH"/>
                    <bitfield pos="31" name="VALID"/>
                </reg32>
                <reg32 offset="0x08" name="CMD_DATA_LOW"/>
                <reg32 offset="0x0c" name="CMD_DATA_HIGH"/>
                <reg32 offset="0x10" name="CTX_SWITCH"/>
                <reg32 offset="0x24" name="SUBCH">
                    <bitfield pos="0" name="IB_UNK40"/>
                    <bitfield low="13" high="15" name="SUBCH"/>
                </reg32>
                <reg32 offset="0x28" name="MISC">
                    <bitfield name="NOTIFY_PENDING" pos="8"/>
                    <bitfield name="NOTIFY_AWAKEN" pos="16"/>
                </reg32>
                <reg32 offset="0x2c" name="ST2_ADDR">
                    <bitfield low="0" high="1" name="UNK0"/>
                    <bitfield low="2" high="12" name="MTHD" shr="2"/>
                    <bitfield pos="22" name="INTR_UNK7"/>
                    <bitfield pos="23" name="FIRMWARE_MTHD"/>
                    <bitfield pos="29" name="ILLEGAL_CLASS"/>
                    <bitfield pos="30" name="ILLEGAL_MTHD"/>
                    <bitfield pos="31" name="VALID"/>
                </reg32>
                <reg32 offset="0x3c" name="ST2_DATA_LOW"/>
                <reg32 offset="0x40" name="ST2_DATA_HIGH"/>
                <reg32 offset="0x48" name="ST3_ADDR">
                    <bitfield name="MTHD" high="12" low="2" shr="2"/>
                    <bitfield name="VALID" pos="31"/>
                </reg32>
                <reg32 offset="0x50" name="ST3_DATA_LOW"/>
                <reg32 offset="0x54" name="ST3_DATA_HIGH"/>
                <reg32 offset="0xa8" name="COND_3D_ADDRESS_HIGH"/>
                <reg32 offset="0xac" name="COND_3D_ADDRESS_LOW"/>
                <reg32 offset="0xb0" name="COND_2D_ADDRESS_HIGH"/>
                <reg32 offset="0xb4" name="COND_2D_ADDRESS_LOW"/>
                <reg32 offset="0xb8" name="COND_MASTER_ADDRESS_HIGH"/>
                <reg32 offset="0xbc" name="COND_MASTER_ADDRESS_LOW"/>
                <reg32 offset="0xc0" name="COND_M2MF_ADDRESS_HIGH"/>
                <reg32 offset="0xc4" name="COND_M2MF_ADDRESS_LOW"/>
                <reg32 offset="0xc8" name="COND_STATE">
                    <bitfield pos="0" name="EFFECTIVE_3D"> MASTER &amp; 3D </bitfield>
                    <bitfield pos="1" name="EFFECTIVE_2D"/>
                    <bitfield pos="2" name="EFFECTIVE_M2MF"/>
                    <bitfield pos="3" name="EFFECTIVE_COMPUTE" variants="GK104-"> shared with 3d before </bitfield>
                    <bitfield low="7" high="15" name="UNK7"/>
                    <bitfield low="18" high="19" name="UNK18" variants="GK104-"/>
                    <bitfield low="20" high="25" name="UNK20"/>
                    <bitfield pos="27" name="COMPUTE" variants="GK104-"> shared with 3d before </bitfield>
                    <bitfield pos="28" name="3D"/>
                    <bitfield pos="29" name="2D"/>
                    <bitfield pos="30" name="M2MF"/>
                    <bitfield pos="31" name="MASTER"/>
                </reg32>
                <reg32 offset="0xd0" name="NOTIFY_3D_ADDRESS_HIGH"/>
                <reg32 offset="0xd4" name="NOTIFY_3D_ADDRESS_LOW"/>
                <reg32 offset="0xd8" name="NOTIFY_2D_ADDRESS_HIGH"/>
                <reg32 offset="0xdc" name="NOTIFY_2D_ADDRESS_LOW"/>
                <reg32 offset="0xe0" name="NOTIFY_M2MF_ADDRESS_HIGH"/>
                <reg32 offset="0xe4" name="NOTIFY_M2MF_ADDRESS_LOW"/>
                <reg32 offset="0xf0" name="PM_UNKF0"/>
                <reg32 offset="0x15c" name="PM_MUX">
                    <bitfield low="0" high="4" name="SEL"/>
                    <bitfield pos="31" name="ENABLE" variants="GK110-"/>
                </reg32>
                <reg32 offset="0x170" name="NV_PGRAPH_PRI_FE_PWR_MODE" variants="GF100-">
                    <bitfield name="NV_PGRAPH_PRI_FE_PWR_MODE_MODE" low="0" high="1" variants="GF100-">
                        <value value="0" name="NV_PGRAPH_PRI_FE_PWR_MODE_MODE_AUTO" variants="GF100-"/>
                        <value value="2" name="NV_PGRAPH_PRI_FE_PWR_MODE_MODE_FORCE_ON" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_FE_PWR_MODE_REQ" pos="4" variants="GF100-">
                        <value value="0" name="NV_PGRAPH_PRI_FE_PWR_MODE_REQ_DONE" variants="GF100-"/>
                        <value value="1" name="NV_PGRAPH_PRI_FE_PWR_MODE_REQ_SEND" variants="GF100-"/>
                    </bitfield>
                    <bitfield low="0" high="1" name="MODE">
                        <value value="0" name="AUTO"/>
                        <value value="1" name="UNK1"/>
                        <value value="2" name="FORCE_ON"/>
                        <value value="3" name="UNK3"/>
                    </bitfield>
                    <bitfield pos="4" name="TRIGGER"/> before GK104 shared with 3d </reg32>
                <reg32 offset="0x1a0" name="COND_COMPUTE_ADDRESS_HIGH" variants="GK104-"/>
                <reg32 offset="0x1a4" name="COND_COMPUTE_ADDRESS_LOW" variants="GK104-"/>
                <reg32 offset="0x1a8" name="NOTIFY_COMPUTE_ADDRESS_HIGH" variants="GK104-"/>
                <reg32 offset="0x1ac" name="NOTIFY_COMPUTE_ADDRESS_LOW" variants="GK104-"/>
                <stripe offset="0x1f0" name="HW_BLK">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
                <reg32 offset="0x200" name="NV_PGRAPH_PRI_FE_OBJECT_TABLE" length="8" variants="GF100-">
                    <bitfield name="NV_PGRAPH_PRI_FE_OBJECT_TABLE_NVCLASS" low="0" high="15" variants="GF100-"/>
                </reg32>
                <reg32 offset="0x200" name="NV_PGRAPH_PRI_FE_OBJECT_TABLE" length="4" variants="GF100-">
                    <bitfield name="NV_PGRAPH_PRI_FE_OBJECT_TABLE_NVCLASS" low="0" high="15" variants="GF100-"/> 3d, compute, upload, 2d </reg32>
            </array>
            <array offset="0x4400" name="MACRO" stride="0x100" length="1">
                <reg32 offset="0" name="REG" length="8"/>
                <reg32 offset="0x20" name="OPCODE"/>
                <reg32 offset="0x24" name="PC"/>
                <reg32 offset="0x28" name="NPC"/>
                <reg32 offset="0x2c" name="STATE">
                    <bitfield pos="0" name="CARRY"/>
                    <bitfield pos="4" name="UNK4"/>
                    <bitfield pos="8" name="RUNNING"/>
                    <bitfield pos="9" name="OPCODE_PENDING"/>
                </reg32>
                <reg32 offset="0x30" name="UNK30">
                    <bitfield low="0" high="15" name="CLASS"/>
                    <bitfield low="16" high="18" name="SUBCH"/>
                    <bitfield pos="20" name="IB_UNK40"/>
                    <bitfield pos="24" name="UNK24"/>
                </reg32>
                <reg32 offset="0x34" name="UNK34">
                    <bitfield low="0" high="15" name="CLASS"/>
                    <bitfield low="16" high="18" name="SUBCH"/>
                    <bitfield pos="20" name="IB_UNK40"/>
                </reg32>
                <reg32 offset="0x38" name="UNK38">
                    <bitfield low="0" high="17" name="MADDR"/>
                    <bitfield pos="20" name="UNK20"/>
                </reg32>
                <reg32 offset="0x60" name="ENTRY_POS"/>
                <reg32 offset="0x64" name="CODE_POS"/>
                <reg32 offset="0x68" name="WDCNT"> 24 bits on GF100:GF119, 30 bits on GF119+? </reg32>
                <reg32 offset="0x6c" name="ICNT"/>
                <reg32 offset="0x80" name="MTHD_UNK0124"> 3 </reg32>
                <reg32 offset="0x88" name="NV_PGRAPH_PRI_MME_SHADOW_RAM_INDEX">
                    <bitfield name="NV_PGRAPH_PRI_MME_SHADOW_RAM_INDEX_WRITE" pos="31" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_MME_SHADOW_RAM_INDEX_WRITE_TRIGGER" variants="GF100-"/>
                    </bitfield>
                    <bitfield low="0" high="15" name="CLASS"/>
                    <bitfield low="16" high="27" name="MTHD" shr="2"/>
                    <bitfield pos="30" name="READ_TRIGGER"/>
                    <bitfield pos="31" name="WRITE_TRIGGER"/>
                </reg32>
                <reg32 offset="0x8c" name="NV_PGRAPH_PRI_MME_SHADOW_RAM_DATA"/>
                <reg32 offset="0x90" name="NV_PGRAPH_PRI_MME_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_MME_HWW_ESR_EN" pos="31" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_MME_HWW_ESR_EN_ENABLE" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_MME_HWW_ESR_RESET" pos="30" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_MME_HWW_ESR_RESET_ACTIVE" variants="GF100-"/>
                    </bitfield>
                    <bitfield pos="0" name="TOO_FEW_PARAMS"/>
                    <bitfield pos="1" name="TOO_MANY_PARAMS"/>
                    <bitfield pos="2" name="ILLEGAL_OPCODE"/>
                    <bitfield pos="3" name="DOUBLE_BRANCH"/>
                    <bitfield pos="4" name="WATCHDOG"/>
                    <bitfield pos="29" name="BLOCK"/>
                    <bitfield pos="30" name="CLEAR"/>
                    <bitfield pos="31" name="ENABLE"/>
                </reg32>
                <reg32 offset="0x94" name="TRAP_LOCATION" access="r">
                    <bitfield low="0" high="10" name="PC"> XXX: something at 28? </bitfield>
                </reg32>
                <reg32 offset="0x98" name="UNK98">
                    <bitfield pos="0" name="UNK0"/>
                    <bitfield pos="4" name="UNK4"/>
                </reg32>
                <reg32 offset="0x9c" name="TRAP_OPCODE" access="r"/>
                <reg32 offset="0xa0" name="STATUS"/>
            </array>
            <array offset="0x4600" name="M2MF" stride="0x200" length="1">
                <reg32 offset="0x00" name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_EN" pos="31" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_EN_ENABLE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_RESET" pos="30" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_RESET_ACTIVE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="PUSH_TOO_MUCH_DATA" pos="0"/>
                    <bitfield name="PUSH_NOT_ENOUGH_DATA" pos="1"/>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
            </array>
            <array offset="0x4800" name="DDATA" stride="0x800" length="1"/>
            <array offset="0x5800" name="UNK5800" stride="0x100" length="1">
                <reg32 offset="0x00" name="NV_PGRAPH_PRI_DS_DEBUG">
                    <bitfield name="NV_PGRAPH_PRI_DS_DEBUG_TIMESLICE_MODE" pos="27" variants="GF108 GF117-">
                        <value value="0" name="NV_PGRAPH_PRI_DS_DEBUG_TIMESLICE_MODE_DISABLE" variants="GF108 GF117-"/>
                        <value value="1" name="NV_PGRAPH_PRI_DS_DEBUG_TIMESLICE_MODE_ENABLE" variants="GF108 GF117-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x30" name="NV_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC">
                    <bitfield name="NV_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_ALPHA_CBSIZE" low="0" high="11" variants="GF108 GF117-GK20A"/>
                    <bitfield name="NV_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_BETA_CBSIZE" low="16" high="27" variants="GF108 GF117-GK20A"/>
                </reg32>
                <reg32 offset="0x34" name="CTX_UNK34"/>
                <reg32 offset="0x38" name="CTX_UNK38"/>
                <reg32 offset="0x40" name="NV_PGRAPH_PRI_DS_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_ESR_EN" pos="31" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_ESR_EN_ENABLED" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_ESR_RESET" pos="30" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_ESR_RESET_TASK" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
                <reg32 offset="0x44" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK">
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH0_ERR" pos="0" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH0_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH10_ERR" pos="10" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH10_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH11_ERR" pos="11" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH11_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH12_ERR" pos="12" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH12_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH13_ERR" pos="13" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH13_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH14_ERR" pos="14" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH14_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH15_ERR" pos="15" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH15_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH16_ERR" pos="16" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH16_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH17_ERR" pos="17" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH17_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH18_ERR" pos="18" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH18_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH19_ERR" pos="19" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH19_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH1_ERR" pos="1" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH1_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH20_ERR" pos="20" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH20_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH21_ERR" pos="21" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH21_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH22_ERR" pos="22" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH22_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH23_ERR" pos="23" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH23_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH2_ERR" pos="2" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH2_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH3_ERR" pos="3" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH3_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH4_ERR" pos="4" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH4_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH5_ERR" pos="5" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH5_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH6_ERR" pos="6" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH6_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH7_ERR" pos="7" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH7_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH8_ERR" pos="8" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH8_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH9_ERR" pos="9" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_DS_HWW_REPORT_MASK_SPH9_ERR_REPORT" variants="GF100-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x50" name="PM_MUX">
                    <bitfield low="0" high="4" name="SEL"/>
                    <bitfield pos="31" name="ENABLE" variants="GK110-"/>
                </reg32>
                <reg32 offset="0x54" name="CTX_UNK54"/>
                <stripe offset="0x60" name="HW_BLK">
                    <use-group name="gf100_hw_blk"/> ctx-switched </stripe>
                <reg32 offset="0x70" name="NV_PGRAPH_PRI_DS_NUM_TPC_PER_GPC" length="4">
                    <bitfield low="0" high="3" name="0"/>
                    <bitfield low="4" high="7" name="1"/>
                    <bitfield low="8" high="11" name="2"/>
                    <bitfield low="12" high="15" name="3"/>
                    <bitfield low="16" high="19" name="4"/>
                    <bitfield low="20" high="23" name="5"/>
                    <bitfield low="24" high="27" name="6"/>
                    <bitfield low="28" high="31" name="7"/>
                </reg32>
            </array>
            <array offset="0x5900" name="UNK5900" stride="0x100" length="1">
                <reg32 offset="0x00" name="PM_UNK00"/>
                <reg32 offset="0x8" name="PM_MUX">
                    <bitfield low="0" high="4" name="SEL"/>
                    <bitfield pos="31" name="ENABLE" variants="GK104-"/>
                </reg32>
                <stripe offset="0x0c" name="HW_CGBLK">
                    <use-group name="gf100_hw_cgblk"/>
                </stripe>
                <reg32 offset="0x14" name="ELPG0"/>
                <reg32 offset="0x24" name="ELPG1"/>
                <reg32 offset="0x28" name="PM_UNK28" variants="GK104-">
                    <bitfield low="0" high="18" name="SEL"/>
                    <bitfield pos="31" name="ENABLE"/>
                </reg32>
                <reg32 offset="0x2c" name="PM_UNK2C"/>
            </array>
            <array offset="0x5a00" name="UNK5A00" stride="0x100" length="1">
                <reg32 offset="0x00" name="CTX_UNK00"/>
                <reg32 offset="0x04" name="CTX_UNK04"/>
                <reg32 offset="0x18" name="CTX_UNK18"/> ctx-switched </array>
            <array offset="0x5b00" name="UNK5B00" stride="0x100" length="1" variants="GK104-">
                <reg32 offset="0x00" name="NV_PGRAPH_PRI_CWD_FS">
                    <bitfield name="NV_PGRAPH_PRI_CWD_FS_NUM_GPCS" low="0" high="7" variants="GK104-"/>
                    <bitfield name="NV_PGRAPH_PRI_CWD_FS_NUM_TPCS" low="8" high="15" variants="GK104-"/>
                    <doc>Affects the maximum number of MPs used for compute shader grids.
			This includes layout the layout of the TEMP area.
			Values seen: 0x201 for 1 GPC with 2 TPCs and 0x804 for 4 GPCs with 2 TPCs each.
			</doc>
                    <bitfield low="0" high="7" name="GPCCNT"/>
                    <bitfield low="8" high="15" name="TPCCNT"> guess </bitfield>
                </reg32>
                <reg32 offset="0x10" name="CTX_UNK10"/>
                <reg32 offset="0x50" name="PM_UNK50" variants="GK104-">
                    <bitfield low="0" high="18" name="SEL"/>
                    <bitfield pos="31" name="ENABLE"/>
                </reg32>
                <stripe offset="0xf0" name="HW_BLK" variants="GK104-">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
            </array>
            <array offset="0x6000" name="UNK6000" stride="0x800" length="1">
                <stripe offset="0x000" name="HW_BLK0">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
                <stripe offset="0x010" name="HW_BLK1" variants="GF100:GK104">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
                <reg32 offset="0x018" name="NV_PGRAPH_PRI_PD_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_PD_HWW_ESR_EN" pos="31" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_PD_HWW_ESR_EN_ENABLE" variants="GF100-"/>
                        <value value="4" name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC__SIZE_1" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_PD_HWW_ESR_RESET" pos="30" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_PD_HWW_ESR_RESET_ACTIVE" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
                <reg32 offset="0x01c" name="TRAP_UNK1">
                    <bitfield name="TEMP_TOO_SMALL" pos="0"/>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
                <reg32 offset="0x020" name="CTX_UNK20"/>
                <reg32 offset="0x024" name="PM_MUX">
                    <bitfield low="0" high="6" name="SEL"/>
                    <bitfield pos="31" name="ENABLE"/> ctx-switched </reg32>
                <reg32 offset="0x028" name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC" length="4">
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT0" low="0" high="3" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT1" low="4" high="7" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT2" low="8" high="11" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT3" low="12" high="15" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT4" low="16" high="19" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT5" low="20" high="23" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT6" low="24" high="27" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_NUM_TPC_PER_GPC_COUNT7" low="28" high="31" variants="GF100-"/>
                    <bitfield low="0" high="3" name="0"/>
                    <bitfield low="4" high="7" name="1"/>
                    <bitfield low="8" high="11" name="2"/>
                    <bitfield low="12" high="15" name="3"/>
                    <bitfield low="16" high="19" name="4"/>
                    <bitfield low="20" high="23" name="5"/>
                    <bitfield low="24" high="27" name="6"/>
                    <bitfield low="28" high="31" name="7"/>
                </reg32>
                <reg32 offset="0x0a8" name="TPC_GPCID" length="0x40">
                    <bitfield low="0" high="4" name="0"/>
                    <bitfield low="8" high="12" name="1"/>
                    <bitfield low="16" high="20" name="2"/>
                    <bitfield low="24" high="28" name="3"/>
                </reg32>
                <reg32 offset="0x4a8" name="CTX_UNK4A8"/>
                <reg32 offset="0x4ac" name="CTX_UNK4AC"/>
                <reg32 offset="0x4b0" name="TEMP_SIZE_PER_MP" shr="8"/>
                <reg32 offset="0x4b4" name="CTX_UNK4B4"/>
                <reg32 offset="0x4b8" name="CTX_UNK4B8"/>
                <reg32 offset="0x4c0" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_0">
                    <bitfield name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_0_TIMESLICE_ENABLE" pos="31" variants="GF108 GF117-">
                        <value value="0" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_0_TIMESLICE_ENABLE_DIS" variants="GF108 GF117-"/>
                        <value value="1" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_0_TIMESLICE_ENABLE_EN" variants="GF108 GF117-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x4c4" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1">
                    <bitfield name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1_MAX_BATCHES" low="0" high="15" variants="GF108 GF117-">
                        <value value="65535" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1_MAX_BATCHES_INIT" variants="GF108 GF117-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1_MAX_OUTPUT" low="16" high="26" variants="GF108 GF117-GK20A">
                        <value value="128" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1_MAX_OUTPUT_GRANULARITY" variants="GF108 GF117-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x4c8" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2">
                    <bitfield name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2_STATE_LIMIT" low="16" high="27" variants="GK104-">
                        <value value="32" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2_STATE_LIMIT_SCC_BUNDLE_GRANULARITY" variants="GK104-"/>
                        <value value="194" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2_STATE_LIMIT_MIN_GPM_FIFO_DEPTHS" variants="GK208B-GK208"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2_TOKEN_LIMIT" low="0" high="11" variants="GK104-">
                        <value value="512" name="NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2_TOKEN_LIMIT_INIT" variants="GK208B-GK208"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x4cc" name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL">
                    <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_TOTAL_PAGES" low="0" high="7" variants="GK104-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID" pos="31" variants="GK104-">
                        <value value="1" name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID_TRUE" variants="GK104-"/>
                        <value value="8" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE__SIZE_1" variants="GF117 GK104-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x4d0" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE" length="8">
                    <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N0_MASK" low="0" high="7" variants="GF117 GK104-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N1_MASK" low="8" high="15" variants="GF117 GK104-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N2_MASK" low="16" high="23" variants="GF117 GK104-"/>
                    <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N3_MASK" low="24" high="31" variants="GF117 GK104-">
                        <value value="256" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x4f0" name="PM_UNK4F0" variants="GF119-">
                    <bitfield low="0" high="2" name="SEL0"/>
                    <bitfield low="8" high="14" name="SEL1"/>
                    <bitfield pos="31" name="ENABLE"/>
                </reg32>
                <reg32 offset="0x4f4" name="PM_UNK4F4" variants="GF119-">
                    <bitfield low="0" high="18" name="SEL"/>
                </reg32>
                <reg32 offset="0x4f8" name="PM_UNK4F8" variants="GF119-">
                    <bitfield low="0" high="18" name="SEL"/>
                </reg32>
                <reg32 offset="0x4fc" name="CTX_UNK4FC"/>
            </array>
            <stripe offset="0x6800" stride="0x400" length="2">
                <stripe offset="0" name="TPGRAD" stride="0x20" length="0x20">
                    <reg32 offset="0" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE" length="8">
                        <bitfield name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_EN" pos="31" variants="G80-">
                            <value value="1" name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_EN_ENABLE" variants="G80-"/>
                        </bitfield>
                        <bitfield name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_RESET" pos="30" variants="G80-">
                            <value value="1" name="NV_PGRAPH_PRI_MEMFMT_HWW_ESR_RESET_ACTIVE" variants="G80-"/>
                        </bitfield>
                        <bitfield name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE_GPC_4N0_MASK" low="0" high="7" variants="GF100-GM108"/>
                        <bitfield name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE_GPC_4N1_MASK" low="8" high="15" variants="GF100-GM108"/>
                        <bitfield name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE_GPC_4N2_MASK" low="16" high="23" variants="GF100-GM108"/>
                        <bitfield name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE_GPC_4N3_MASK" low="24" high="31" variants="GF100-GM108">
                            <value value="256" name="NV_PGRAPH_PRI_PD_BETA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                        </bitfield>
                    </reg32>
                </stripe>
            </stripe>
            <array offset="0x7000" name="SKED" stride="0x400" length="1" variants="GK104-">
                <stripe offset="0x0" name="HW_BLK" variants="GK104-">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
                <reg32 offset="0x10" name="PM_UNK10">
                    <bitfield low="0" high="6" name="SEL"/>
                    <bitfield pos="31" name="ENABLE"/>
                </reg32>
                <reg32 offset="0x20" name="NV_PGRAPH_PRI_SKED_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_SKED_HWW_ESR_RESET" pos="30" variants="GK104-">
                        <value value="1" name="NV_PGRAPH_PRI_SKED_HWW_ESR_RESET_ACTIVE" variants="GK104-"/>
                    </bitfield>
                    <doc>This reports compute program launch check errors
			(in the &quot;launch descriptor&quot;) on a0c0.</doc>
                    <bitfield pos="7" name="CONSTANT_BUFFER_SIZE"/>
                    <bitfield pos="9" name="LOCAL_MEMORY_SIZE_POS"/>
                    <bitfield pos="10" name="LOCAL_MEMORY_SIZE_NEG"/>
                    <bitfield pos="11" name="WARP_CSTACK_SIZE"/>
                    <bitfield pos="12" name="TOTAL_TEMP_SIZE"/>
                    <bitfield pos="13" name="REGISTER_COUNT"/>
                    <bitfield pos="18" name="TOTAL_THREADS"/>
                    <bitfield pos="20" name="PROGRAM_OFFSET"/>
                    <bitfield pos="21" name="SHARED_MEMORY_SIZE"/>
                    <bitfield pos="25" name="SHARED_CONFIG_TOO_SMALL"/>
                    <bitfield pos="26" name="TOTAL_REGISTER_COUNT"/>
                    <bitfield pos="30" name="CLEAR"/>
                </reg32>
                <reg32 offset="0x24" name="UNK24"/>
                <reg32 offset="0x28" name="UNK28"/>
                <reg32 offset="0x2c" name="UNK2c"/>
                <reg32 offset="0x40" name="UNK40"> ctx-switched </reg32>
                <reg32 offset="0x54" name="NV_PGRAPH_PRI_SKED_ACTIVITY"/>
                <reg32 offset="0x100" name="UNK100"/>
            </array>
            <array offset="0x7800" name="TPBUS" stride="0x800" length="1">
                <reg32 offset="0x04" name="CTX_UNK04"/>
                <reg32 offset="0x08" name="PM_MUX">
                    <bitfield low="0" high="3" name="SEL"/>
                    <bitfield pos="31" name="ENABLE"/> ctx-switched </reg32>
                <reg32 offset="0x0c" name="NV_PGRAPH_PRI_RSTR2D_GPC_MAP0" length="44">
                    <bitfield low="0" high="4" name="0"/>
                    <bitfield low="5" high="9" name="1"/>
                    <bitfield low="10" high="14" name="2"/>
                    <bitfield low="15" high="19" name="3"/>
                    <bitfield low="20" high="24" name="4"/>
                    <bitfield low="25" high="29" name="5"/> ctx-switched </reg32>
                <reg32 offset="0xbc" name="NV_PGRAPH_PRI_RSTR2D_MAP_TABLE_CONFIG">
                    <bitfield name="NV_PGRAPH_PRI_RSTR2D_MAP_TABLE_CONFIG_NUM_ENTRIES" low="8" high="15" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_RSTR2D_MAP_TABLE_CONFIG_ROW_OFFSET" low="0" high="7" variants="GF100-"/>
                    <bitfield low="0" high="7" name="ROP_COUNT"/>
                    <bitfield low="8" high="15" name="GPC_COUNT"/>
                </reg32>
                <stripe offset="0xc0" name="HW_BLK">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
            </array>
            <array offset="0x8000" name="CCACHE" stride="0x800" length="1">
                <reg32 offset="0x00" name="CTX_UNK00"/>
                <reg32 offset="0x04" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_BASE" shr="8">
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_BASE_ADDR_39_8" low="0" high="31" variants="GF100-">
                        <value value="8" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_BASE_ADDR_39_8_ALIGN_BITS" variants="GF100-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x08" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE">
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_DIV_256B" low="0" high="10" variants="GF100-">
                        <value value="48" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_DIV_256B__PROD" variants="GK104-GK208 GM107-GM206"/>
                        <value value="256" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_DIV_256B_BYTE_GRANULARITY" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_VALID" pos="31" variants="GF100-">
                        <value value="0" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_VALID_FALSE" variants="GF100-"/>
                        <value value="1" name="NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE_VALID_TRUE" variants="GF100-"/>
                    </bitfield>
                    <bitfield low="0" high="10" name="SIZE" shr="8"/>
                    <bitfield pos="31" name="VALID"/>
                </reg32>
                <reg32 offset="0x0c" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_BASE" shr="8">
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_BASE_ADDR_39_8" low="0" high="31" variants="GF100-">
                        <value value="8" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_BASE_ADDR_39_8_ALIGN_BITS" variants="GF100-"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x10" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL">
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_MAX_VALID_PAGES" low="8" high="15" variants="GF100-"/>
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_TOTAL_PAGES" low="0" high="7" variants="GF100-">
                        <value value="0" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_TOTAL_PAGES_HWMAX" variants="GF100-"/>
                        <value value="128" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_TOTAL_PAGES_HWMAX_VALUE" variants="GF100-"/>
                        <value value="256" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_TOTAL_PAGES_BYTE_GRANULARITY" variants="GF100-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_VALID" pos="31" variants="GF100-">
                        <value value="1" name="NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_VALID_TRUE" variants="GF100-"/>
                    </bitfield>
                    <bitfield low="0" high="7" name="SIZE" shr="8"/>
                    <bitfield low="8" high="15" name="UNK8"/>
                    <bitfield pos="31" name="VALID"/>
                </reg32>
                <reg32 offset="0x14" name="CTX_UNK14"/>
                <reg32 offset="0x18" name="CTX_UNK18"/>
                <reg32 offset="0x28" name="PM_UNK28">
                    <bitfield low="0" high="4" name="SEL"/>
                    <bitfield pos="31" name="ENABLE" variants="GK104-"/>
                </reg32>
                <reg32 offset="0x30" name="NV_PGRAPH_PRI_SCC_HWW_ESR">
                    <bitfield name="NV_PGRAPH_PRI_SCC_HWW_ESR_EN" pos="31" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_SCC_HWW_ESR_EN_ENABLE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="NV_PGRAPH_PRI_SCC_HWW_ESR_RESET" pos="30" variants="G80-">
                        <value value="1" name="NV_PGRAPH_PRI_SCC_HWW_ESR_RESET_ACTIVE" variants="G80-"/>
                    </bitfield>
                    <bitfield name="CLEAR" pos="30"/>
                    <bitfield name="ENABLE" pos="31"/>
                </reg32>
                <reg32 offset="0x3c" name="PM_MUX">
                    <bitfield low="0" high="4" name="SEL"/>
                    <bitfield pos="31" name="ENABLE" variants="GK110-"/>
                </reg32>
                <stripe offset="0x40" name="HW_BLK">
                    <use-group name="gf100_hw_blk"/>
                </stripe>
                <reg32 offset="0x64" name="CTX_UNK64"/>
            </array>
            <array name="ROP_BROADCAST" offset="0x8800" stride="0x400" length="1">
                <use-group name="gf100_rop"/>
            </array>
            <array name="CTXCTL" offset="0x9000" stride="0x1000" length="1">
                <use-group name="gf100_hub_ctxctl"/>
            </array>
            <array name="ROP" offset="0x10000" stride="0x400" length="16">
                <use-group name="gf100_rop"/>
            </array>
            <array name="GPC_BROADCAST" offset="0x18000" stride="0x8000" length="1">
                <use-group name="gf100_gpc"/>
            </array>
            <array name="GPC" offset="0x100000" stride="0x8000" length="32">
                <use-group name="gf100_gpc"/>
            </array>
        </array>
    </domain>
</database>
