set ::env(PROJECT_NAME) RC_mkSMAdapter4B
set ::env(DESIGN_TOP) mkSMAdapter4B
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_mkSMAdapter4B/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_mkSMAdapter4B/rtl/mkSMAdapter4B.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
