"Model","Launch","Code name","Graphics core","Fab (nm)","Transistors (million)","mm2 , URL: /wiki/Millimeter_Squared
","Bus interface","Core clock2 (MHz)","Core config1","Fillrate , URL: /wiki/Fillrate
","Fillrate , URL: /wiki/Fillrate
","Fillrate , URL: /wiki/Fillrate
","Memory3","Memory3","Memory3","Memory3","Memory3","GFLOPS , URL: /wiki/GFLOPS
","Features / Notes"
"Model","Launch","Code name","Graphics core","Fab (nm)","Transistors (million)","mm2 , URL: /wiki/Millimeter_Squared
","Bus interface","Core clock2 (MHz)","Core config1","GP , URL: /wiki/Pixel
","GT , URL: /wiki/Texel_(graphics)
","GP , URL: /wiki/Pixel
","MB , URL: /wiki/Megabyte
","GB , URL: /wiki/Gigabyte
","Bus type","Effective clock (MHz)","bit , URL: /wiki/Bit
","GFLOPS , URL: /wiki/GFLOPS
","Features / Notes"
"Radeon HD 4200 Graphics (785G Chipset)","Aug 2009","RS880 , URL: /wiki/AMD_700_chipset_series#785G
","RV620","55",">205","~73 (~9 × 8.05)","HT 3.0","500","40:4:4","2","2","1","Up to 512 system + optional 128 sideport","20.8 (system) + 2.6 (sideport)","HT , URL: /wiki/HyperTransport
DDR2 , URL: /wiki/DDR2_SDRAM
DDR3 , URL: /wiki/DDR3
","1333 (sideport)","16 (sideport)","40","UVD2 , URL: /wiki/UVD2
"
"Radeon HD 4250 Graphics (880G Chipset)","Mar 2010","RS880 , URL: /wiki/AMD_800_chipset_series#880G
","RV620","55",">205","~73 (~9 × 8.05)","HT 3.0","560","40:4:4","2.24","2.24","1.12","Up to 512 system + optional 128 sideport","20.8 (system) + 2.6 (sideport)","HT , URL: /wiki/HyperTransport
DDR3 , URL: /wiki/DDR3
","1333 (sideport)","16 (sideport)","44.8","UVD2 , URL: /wiki/UVD2
"
"Radeon HD 4290 Graphics (890GX Chipset)","Mar 2010","RS880D , URL: /wiki/AMD_800_chipset_series#890GX
","RV620","55",">205","~73 (~9 × 8.05)","HT 3.0","700","40:4:4","2.8","2.8","1.4","Up to 512 system + 128 sideport","20.8 (system) + 2.6 (sideport)","HT , URL: /wiki/HyperTransport
DDR3 , URL: /wiki/DDR3
","1333 (sideport)","16 (sideport)","56","UVD2 , URL: /wiki/UVD2
"
