
---------- Begin Simulation Statistics ----------
final_tick                               137102645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669960                       # Number of bytes of host memory used
host_op_rate                                   156020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   642.20                       # Real time elapsed on the host
host_tick_rate                              213488314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137103                       # Number of seconds simulated
sim_ticks                                137102645000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.742053                       # CPI: cycles per instruction
system.cpu.discardedOps                        176707                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       135534187                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.364690                       # IPC: instructions per cycle
system.cpu.numCycles                        274205290                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       138671103                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1383213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2834572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1935136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3877303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9753                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4459416                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3718085                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2089092                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2087954                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.945527                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   64488                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50232340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50232340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50232452                       # number of overall hits
system.cpu.dcache.overall_hits::total        50232452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2035061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2035061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2043368                       # number of overall misses
system.cpu.dcache.overall_misses::total       2043368                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 120063272900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 120063272900                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 120063272900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 120063272900                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52267401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52267401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52275820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52275820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039088                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58997.382830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58997.382830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58757.537996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58757.537996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.174603                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1387361                       # number of writebacks
system.cpu.dcache.writebacks::total           1387361                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       104675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       104675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       104675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       104675                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1930386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1930386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1938693                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1938693                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 111764876400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111764876400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 112392134886                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112392134886                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57897.682847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57897.682847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57973.147314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57973.147314                       # average overall mshr miss latency
system.cpu.dcache.replacements                1934602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40265984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40265984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1020690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1020690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  54211542900                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54211542900                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41286674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41286674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53112.642330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53112.642330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1020559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1020559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  53188910400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53188910400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52117.428194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52117.428194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9913344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9913344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       702403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       702403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56192202000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56192202000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10615747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10615747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79999.945900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79999.945900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       597859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       597859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  49228406000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49228406000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82341.164054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82341.164054                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          112                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           112                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.986697                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.986697                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8307                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8307                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    627258486                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    627258486                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.986697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.986697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75509.628747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75509.628747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        53012                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        53012                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       311968                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       311968                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   9659528000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   9659528000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       364980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       364980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.854754                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.854754                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30963.201354                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30963.201354                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       311968                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       311968                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   9347560000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   9347560000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.854754                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.854754                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29963.201354                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29963.201354                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       330000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       330000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4049.887589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52171221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1938698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.910442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4049.887589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          591                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54214594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54214594                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42580743                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43390515                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11001299                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     34659062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34659062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34659062                       # number of overall hits
system.cpu.icache.overall_hits::total        34659062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3470                       # number of overall misses
system.cpu.icache.overall_misses::total          3470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    264583000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    264583000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    264583000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    264583000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34662532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34662532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34662532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34662532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76248.703170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76248.703170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76248.703170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76248.703170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          533                       # number of writebacks
system.cpu.icache.writebacks::total               533                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    261113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    261113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    261113000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    261113000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75248.703170                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75248.703170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75248.703170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75248.703170                       # average overall mshr miss latency
system.cpu.icache.replacements                    533                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34659062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34659062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    264583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    264583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34662532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34662532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76248.703170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76248.703170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    261113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    261113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75248.703170                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75248.703170                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2024.336470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34662532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9989.202305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2024.336470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.247111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.247111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2937                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2892                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.358521                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34666002                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34666002                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137102645000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481138                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data              481067                       # number of overall hits
system.l2.overall_hits::total                  481138                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1145227                       # number of demand (read+write) misses
system.l2.demand_misses::total                1148626                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3399                       # number of overall misses
system.l2.overall_misses::.cpu.data           1145227                       # number of overall misses
system.l2.overall_misses::total               1148626                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    255132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  95500866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95755998000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    255132000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  95500866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95755998000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1626294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1629764                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1626294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1629764                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.704194                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.704781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.704194                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.704781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75060.900265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83390.337461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83365.689093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75060.900265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83390.337461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83365.689093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              881859                       # number of writebacks
system.l2.writebacks::total                    881859                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1145226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1148624                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1145226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1148624                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    221133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  84048537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84269670500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    221133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  84048537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84269670500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.704194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.704779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.704194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.704779                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65077.545615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73390.350027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73365.758072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65077.545615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73390.350027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73365.758072                       # average overall mshr miss latency
system.l2.replacements                        1391593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1387361                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1387361                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1387361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1387361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          530                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              530                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          530                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          530                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             59660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59660                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          537765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              537765                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  47682196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47682196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        597425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            597425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88667.347261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88667.347261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       537765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         537765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  42304546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42304546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78667.347261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78667.347261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    255132000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    255132000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75060.900265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75060.900265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    221133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    221133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65077.545615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65077.545615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        421407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            421407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       607462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          607462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  47818670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47818670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1028869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1028869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.590417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78718.784056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78718.784056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       607461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       607461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  41743991000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41743991000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.590416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.590416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68718.800055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68718.800055                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          9650                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              9650                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       302754                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          302754                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data       312404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        312404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.969111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.969111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data       302754                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       302754                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   5756388500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   5756388500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.969111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.969111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19013.418485                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19013.418485                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64069.550401                       # Cycle average of tags in use
system.l2.tags.total_refs                     3572751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1466777                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.435783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8034.966190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       132.178093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     55902.406118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.122604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.853003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977624                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5473                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        41150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18346                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9220499                       # Number of tag accesses
system.l2.tags.data_accesses                  9220499                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    410683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1145149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004064222500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24678                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3168715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             386619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1148624                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     881859                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1148624                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   881859                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     77                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                471176                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1148624                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               881859                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  946063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  194618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        24678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.540279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.837712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.545443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         24578     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           62      0.25%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           27      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.640408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.613125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16206     65.67%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2592     10.50%     76.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4498     18.23%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1318      5.34%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9188992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7054872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     67.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137094835000                       # Total gap between requests
system.mem_ctrls.avgGap                      67518.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        27184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9161192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3285216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 198274.803524031217                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 66819950.847775407135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 23961725.902516324073                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3398                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1145226                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       881859                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     82391500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  37000209000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3304971882750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24247.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32308.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3747732.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        27184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9161808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9188992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        27184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7054872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7054872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3398                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1145226                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1148624                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       881859                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        881859                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       198275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     66824444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         67022719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       198275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       198275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51456863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51456863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51456863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       198275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     66824444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       118479581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1148547                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              410652                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        72279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        72156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        72136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        71999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        72787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        69996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        70599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        70798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        71601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        68497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        70937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        73495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        72812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        73946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        72737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        71772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        24470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        24590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        24173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        25319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        26115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        26052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        26950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        26759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        27653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        26560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        24485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        27217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        25058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        26112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        25077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        24062                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15547344250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5742735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        37082600500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13536.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32286.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              743684                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             163301                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           39.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       652214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   152.999991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.715563                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.988436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       485136     74.38%     74.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        89514     13.72%     88.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14540      2.23%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6643      1.02%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11944      1.83%     93.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2620      0.40%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6411      0.98%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1987      0.30%     94.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        33419      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       652214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              73507008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           26281728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              536.145805                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              191.693807                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2312745960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1229253630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4089435000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1067114160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10822581120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  46391561850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13580837280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79493529000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   579.810324                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34710434500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4578080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  97814130500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2344062000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1245898500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4111190580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1076489280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10822581120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  45949475550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13953120480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79502817510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   579.878072                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35662935500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4578080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  96861629500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             610859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       881859                       # Transaction distribution
system.membus.trans_dist::CleanEvict           501335                       # Transaction distribution
system.membus.trans_dist::ReadExReq            537765                       # Transaction distribution
system.membus.trans_dist::ReadExResp           537765                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        610859                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        302754                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3983196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3983196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     16243864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                16243864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1451378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1451378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1451378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3915605000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2740378500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1032339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2269220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1056975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           597425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          597425                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1028869                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       312404                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       312404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5811998                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5819471                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24109240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               24141264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1391593                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7054872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3333761                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055364                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3323565     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10178      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3333761                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137102645000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2632598500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3470499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1782496499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
