INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling shatest.cpp_pre.cpp.tb.cpp
   Compiling sha256.cpp_pre.cpp.tb.cpp
   Compiling apatb_sha256.cpp
   Compiling apatb_sha256_util.cpp
   Compiling apatb_sha256_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
61CFAB68D81DD8D25DCFA731682436D3A6E6935A2B6EA27917627CC24BCF0643WARNING: Hls::stream 'hls::stream<unsigned char, 0>.1' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 64

C:\Users\menuw\Documents\research\SHA256\hls\sha256\optimize_5\sim\verilog>set PATH= 

C:\Users\menuw\Documents\research\SHA256\hls\sha256\optimize_5\sim\verilog>call C:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s sha256 -debug wave 
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s sha256 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/AESL_autofifo_idata_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_idata_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/AESL_autofifo_istateREG_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_istateREG_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/AESL_autofifo_ohash_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_ohash_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_data_ram
INFO: [VRFC 10-311] analyzing module sha256_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_hash_ram
INFO: [VRFC 10-311] analyzing module sha256_hash
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_k_rom
INFO: [VRFC 10-311] analyzing module sha256_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_stateREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_stateREG_ram
INFO: [VRFC 10-311] analyzing module sha256_stateREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sha256_k_rom
Compiling module xil_defaultlib.sha256_k(DataWidth=32,AddressRan...
Compiling module xil_defaultlib.sha256_stateREG_ram
Compiling module xil_defaultlib.sha256_stateREG(DataWidth=32,Add...
Compiling module xil_defaultlib.sha256_data_ram
Compiling module xil_defaultlib.sha256_data(DataWidth=8,AddressR...
Compiling module xil_defaultlib.sha256_hash_ram
Compiling module xil_defaultlib.sha256_hash(DataWidth=8,AddressR...
Compiling module xil_defaultlib.sha256_mux_646_32_1_1(ID=1,din64...
Compiling module xil_defaultlib.sha256
Compiling module xil_defaultlib.AESL_autofifo_istateREG_V
Compiling module xil_defaultlib.AESL_autofifo_idata_V
Compiling module xil_defaultlib.AESL_autofifo_ohash_V
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sha256_top
Compiling module work.glbl
Built simulation snapshot sha256

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/xsim.dir/sha256/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 24 00:11:49 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sha256/xsim_script.tcl
# xsim {sha256} -view {{sha256_dataflow_ana.wcfg}} -tclbatch {sha256.tcl} -protoinst {sha256.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file sha256.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha256_top/AESL_inst_sha256//AESL_inst_sha256_activity
Time resolution is 1 ps
open_wave_config sha256_dataflow_ana.wcfg
source sha256.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set ohash_group [add_wave_group ohash(fifo) -into $coutputgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ohash_V_write -into $ohash_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/ohash_V_full_n -into $ohash_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/ohash_V_din -into $ohash_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set idata_group [add_wave_group idata(fifo) -into $cinputgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/idata_V_read -into $idata_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/idata_V_empty_n -into $idata_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/idata_V_dout -into $idata_group -radix hex
## set istateREG_group [add_wave_group istateREG(fifo) -into $cinputgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/istateREG_V_read -into $istateREG_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/istateREG_V_empty_n -into $istateREG_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/istateREG_V_dout -into $istateREG_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_start -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_done -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_idle -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sha256_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_istateREG_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_idata_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_ohash_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_ohash_group [add_wave_group ohash(fifo) -into $tbcoutputgroup]
## add_wave /apatb_sha256_top/ohash_V_write -into $tb_ohash_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/ohash_V_full_n -into $tb_ohash_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/ohash_V_din -into $tb_ohash_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_idata_group [add_wave_group idata(fifo) -into $tbcinputgroup]
## add_wave /apatb_sha256_top/idata_V_read -into $tb_idata_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/idata_V_empty_n -into $tb_idata_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/idata_V_dout -into $tb_idata_group -radix hex
## set tb_istateREG_group [add_wave_group istateREG(fifo) -into $tbcinputgroup]
## add_wave /apatb_sha256_top/istateREG_V_read -into $tb_istateREG_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/istateREG_V_empty_n -into $tb_istateREG_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/istateREG_V_dout -into $tb_istateREG_group -radix hex
## save_wave_config sha256.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2295000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2335 ns : File "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256.autotb.v" Line 327
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jun 24 00:11:56 2021...
0000000000000000000000000000000000000000000000000000000000000000WARNING: Hls::stream 'hls::stream<unsigned char, 0>.1' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 64
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
