$date
	Sat Aug 15 19:40:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 2 " d0 [1:0] $end
$var reg 1 # s $end
$scope module M1 $end
$var wire 2 $ d0 [1:0] $end
$var wire 1 # s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
bx "
x!
$end
#1
0!
b0 "
b0 $
0#
#2
1!
b1 "
b1 $
#3
0!
b10 "
b10 $
#4
1!
b11 "
b11 $
#5
0!
b0 "
b0 $
1#
#6
b1 "
b1 $
#7
1!
b10 "
b10 $
#8
b11 "
b11 $
#20
