// Seed: 408779183
module module_0 (
    input id_0
);
  logic id_1;
  always @(posedge id_0) @(negedge id_0 == 1);
endmodule
