

================================================================
== Vitis HLS Report for 'run_test_Pipeline_is_valid_label2'
================================================================
* Date:           Thu Oct 20 12:16:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  7.997 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       19|  90.000 ns|  0.342 us|    5|   19|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        3|       17|         2|          2|          1|  1 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_AOV_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_7"   --->   Operation 6 'read' 'in_AOV_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_AOV_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_6"   --->   Operation 7 'read' 'in_AOV_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_AOV_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_5"   --->   Operation 8 'read' 'in_AOV_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_AOV_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_4"   --->   Operation 9 'read' 'in_AOV_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_AOV_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_3"   --->   Operation 10 'read' 'in_AOV_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_AOV_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_2"   --->   Operation 11 'read' 'in_AOV_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_AOV_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_1"   --->   Operation 12 'read' 'in_AOV_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_AOV_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV"   --->   Operation 13 'read' 'in_AOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_eq  i4 %i_1, i4 8" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln70 = add i4 %i_1, i4 1" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 20 'add' 'add_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body.i.split, void %land.rhs.exitStub" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %in_AOV_read, i32 %in_AOV_1_read, i32 %in_AOV_2_read, i32 %in_AOV_3_read, i32 %in_AOV_4_read, i32 %in_AOV_5_read, i32 %in_AOV_6_read, i32 %in_AOV_7_read, i4 %i_1" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 22 'mux' 'p_x_assign' <Predicate = (!icmp_ln70)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612]   --->   Operation 23 'fcmp' 'cmp_i_i' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 24 'bitcast' 'bitcast_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 26 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_4, i8 255" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 27 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.44ns)   --->   "%icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 28 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 29 'fcmp' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 30 'fcmp' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.99>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 31 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612]   --->   Operation 32 'fcmp' 'cmp_i_i' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 33 'or' 'or_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 34 'fcmp' 'tmp_5' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 35 'fcmp' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%or_ln73_2 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 36 'or' 'or_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%and_ln73 = and i1 %or_ln73, i1 %or_ln73_2" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 37 'and' 'and_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %and_ln73, i1 %cmp_i_i" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 38 'or' 'or_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %or_ln73_1, void %for.inc.i, void %land.rhs.exitStub" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 39 'br' 'br_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln70 = store i4 %add_ln70, i4 %i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = (!icmp_ln70 & !or_ln73_1)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 41 'br' 'br_ln70' <Predicate = (!icmp_ln70 & !or_ln73_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body.i, i1 0, void %for.body.i.split"   --->   Operation 42 'phi' 'merge' <Predicate = (or_ln73_1) | (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (or_ln73_1) | (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 7.73ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:70) on local variable 'i' [21]  (0 ns)
	'mux' operation ('__x', detector_solid/abs_solid_detector.cpp:73) [29]  (2.3 ns)
	'fcmp' operation ('cmp_i_i', C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612) [30]  (5.43 ns)

 <State 2>: 8ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i', C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612) [30]  (5.43 ns)
	'or' operation ('or_ln73_1', detector_solid/abs_solid_detector.cpp:73) [41]  (0.978 ns)
	multiplexor before 'phi' operation ('merge') [47]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
