Analysis & Synthesis report for PQP
Fri May 17 09:45:30 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CPU|ControlUnit:ControlUnit|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 15. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 16. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 17. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 18. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM
 19. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One
 20. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two
 21. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three
 22. Port Connectivity Checks: "MuxRegDst:MuxRegDst"
 23. Port Connectivity Checks: "MuxMemToReg:MuxMemToReg"
 24. Port Connectivity Checks: "MuxIord:MuxIord"
 25. Port Connectivity Checks: "Memoria:Memoria"
 26. Port Connectivity Checks: "MuxPCSource:MuxPCSource"
 27. Port Connectivity Checks: "MuxALUSrcB:MuxALUSrcB"
 28. Port Connectivity Checks: "MuxALUSrcA:MuxALUSrcA"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri May 17 09:45:29 2019        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; PQP                                          ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,452                                        ;
;     Dedicated logic registers ; 1,279                                        ;
; Total registers               ; 1279                                         ;
; Total pins                    ; 241                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; PQP                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; MuxShiftAmt.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxShiftAmt.sv                                      ;
; MuxShiftSrc.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxShiftSrc.sv                                      ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/RegDesloc.vhd                                       ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/Banco_reg.vhd                                       ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/Instr_Reg.vhd                                       ;
; Memoria.vhd                      ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/Memoria.vhd                                         ;
; Registrador.vhd                  ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/Registrador.vhd                                     ;
; ula32.vhd                        ; yes             ; User VHDL File                         ; C:/Users/gvh/Desktop/Teste/ula32.vhd                                           ;
; CPU.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/CPU.sv                                              ;
; MuxALUSrcA.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxALUSrcA.sv                                       ;
; MuxALUSrcB.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxALUSrcB.sv                                       ;
; MuxPCSource.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxPCSource.sv                                      ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/ControlUnit.sv                                      ;
; MuxIord.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxIord.sv                                          ;
; MuxMemToReg.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxMemToReg.sv                                      ;
; MuxRegDst.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/gvh/Desktop/Teste/MuxRegDst.sv                                        ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                           ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_g2a1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/gvh/Desktop/Teste/db/altsyncram_g2a1.tdf                              ;
; instrucoes.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/gvh/Desktop/Teste/instrucoes.mif                                      ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1452  ;
; Dedicated logic registers                     ; 1279  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 238   ;
;                                               ;       ;
; Total combinational functions                 ; 1452  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 11    ;
;     -- 6 input functions                      ; 931   ;
;     -- 5 input functions                      ; 107   ;
;     -- 4 input functions                      ; 124   ;
;     -- <=3 input functions                    ; 279   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1418  ;
;     -- extended LUT mode                      ; 11    ;
;     -- arithmetic mode                        ; 23    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2575  ;
;                                               ;       ;
; Total registers                               ; 1279  ;
;     -- Dedicated logic registers              ; 1279  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,288 ;
;                                               ;       ;
; I/O pins                                      ; 241   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 1311  ;
; Total fan-out                                 ; 13132 ;
; Average fan-out                               ; 4.37  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                            ; 1452 (1)          ; 1279 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 241  ; 0            ; |CPU                                                                                                           ; work         ;
;    |Banco_reg:BancoRegistradores|               ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Banco_reg:BancoRegistradores                                                                              ;              ;
;    |ControlUnit:ControlUnit|                    ; 83 (83)           ; 31 (31)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ControlUnit:ControlUnit                                                                                   ;              ;
;    |Instr_Reg:InstructionRegister|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Instr_Reg:InstructionRegister                                                                             ;              ;
;    |Memoria:Memoria|                            ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria                                                                                           ;              ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;              ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM                                                                            ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram                                                                ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated            ;              ;
;    |MuxALUSrcA:MuxALUSrcA|                      ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSrcA:MuxALUSrcA                                                                                     ;              ;
;    |MuxALUSrcB:MuxALUSrcB|                      ; 17 (17)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSrcB:MuxALUSrcB                                                                                     ;              ;
;    |MuxMemToReg:MuxMemToReg|                    ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxMemToReg:MuxMemToReg                                                                                   ;              ;
;    |MuxPCSource:MuxPCSource|                    ; 45 (45)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxPCSource:MuxPCSource                                                                                   ;              ;
;    |MuxRegDst:MuxRegDst|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegDst:MuxRegDst                                                                                       ;              ;
;    |MuxShiftAmt:MuxShiftAmt|                    ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxShiftAmt:MuxShiftAmt                                                                                   ;              ;
;    |MuxShiftSrc:MuxShiftSrc|                    ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxShiftSrc:MuxShiftSrc                                                                                   ;              ;
;    |RegDesloc:RegDesloc|                        ; 301 (301)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|RegDesloc:RegDesloc                                                                                       ;              ;
;    |Registrador:ALUOut|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:ALUOut                                                                                        ;              ;
;    |Registrador:A|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:A                                                                                             ;              ;
;    |Registrador:B|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:B                                                                                             ;              ;
;    |Registrador:EPC|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:EPC                                                                                           ;              ;
;    |Registrador:PC|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:PC                                                                                            ;              ;
;    |Ula32:ULA|                                  ; 140 (140)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Ula32:ULA                                                                                                 ;              ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ControlUnit:ControlUnit|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------------------+-------------+-----------+--------------------+--------------+------------+-------------+--------------+-------------------+-------------+-----------+--------------------+------------+-------------------+-----------+----------+-----------+-----------------+-------------+-----------+-----------+--------------------+----------------------+------------+------------+------------------+-----------+--------------+-------------------+-------------+-------------+
; Name                 ; state.SrlWriteReg ; state.SrlOp ; state.Srl ; state.SravWriteReg ; state.SravOp ; state.Srav ; state.SllOp ; state.SllvOp ; state.SraWriteReg ; state.SraOp ; state.Sra ; state.SllvWriteReg ; state.Sllv ; state.SllWriteReg ; state.Sll ; state.Jr ; state.Rte ; state.WriteInPC ; state.Break ; state.Sub ; state.And ; state.WaitMemRead2 ; state.WriteInRegAddi ; state.Addi ; state.Wait ; state.WriteInReg ; state.Add ; state.Decode ; state.WaitMemRead ; state.Start ; state.Reset ;
+----------------------+-------------------+-------------+-----------+--------------------+--------------+------------+-------------+--------------+-------------------+-------------+-----------+--------------------+------------+-------------------+-----------+----------+-----------+-----------------+-------------+-----------+-----------+--------------------+----------------------+------------+------------+------------------+-----------+--------------+-------------------+-------------+-------------+
; state.Reset          ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 0           ;
; state.Start          ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 1           ; 1           ;
; state.WaitMemRead    ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 1                 ; 0           ; 1           ;
; state.Decode         ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 1            ; 0                 ; 0           ; 1           ;
; state.Add            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 1         ; 0            ; 0                 ; 0           ; 1           ;
; state.WriteInReg     ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 1                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Wait           ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 1          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Addi           ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 1          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.WriteInRegAddi ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 1                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.WaitMemRead2   ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 1                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.And            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 1         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Sub            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 1         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Break          ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 1           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.WriteInPC      ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 1               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Rte            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 1         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Jr             ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 1        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Sll            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 1         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SllWriteReg    ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 1                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Sllv           ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 1          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SllvWriteReg   ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 1                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Sra            ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 1         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SraOp          ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 1           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SraWriteReg    ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 1                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SllvOp         ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 1            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SllOp          ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 1           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Srav           ; 0                 ; 0           ; 0         ; 0                  ; 0            ; 1          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SravOp         ; 0                 ; 0           ; 0         ; 0                  ; 1            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SravWriteReg   ; 0                 ; 0           ; 0         ; 1                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.Srl            ; 0                 ; 0           ; 1         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SrlOp          ; 0                 ; 1           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
; state.SrlWriteReg    ; 1                 ; 0           ; 0         ; 0                  ; 0            ; 0          ; 0           ; 0            ; 0                 ; 0           ; 0         ; 0                  ; 0          ; 0                 ; 0         ; 0        ; 0         ; 0               ; 0           ; 0         ; 0         ; 0                  ; 0                    ; 0          ; 0          ; 0                ; 0         ; 0            ; 0                 ; 0           ; 1           ;
+----------------------+-------------------+-------------+-----------+--------------------+--------------+------------+-------------+--------------+-------------------+-------------+-----------+--------------------+------------+-------------------+-----------+----------+-----------+-----------------+-------------+-----------+-----------+--------------------+----------------------+------------+------------+------------------+-----------+--------------+-------------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+------------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                           ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------------------------+------------------------+
; ControlUnit:ControlUnit|nextstate.Start_920          ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Decode_894         ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.WriteInReg_870     ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Addi_844           ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.WaitMemRead2_822   ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Sub_798            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.WriteInPC_776      ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Jr_752             ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SllWriteReg_730    ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SllvWriteReg_706   ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SraOp_682          ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SllvOp_656         ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Srav_630           ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SravWriteReg_606   ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SrlOp_582          ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Add_881            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_835 ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Break_787          ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Sll_741            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Sra_693            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SllOp_643          ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Srl_593            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.WaitMemRead_907    ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.And_809            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Sllv_717           ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SravOp_619         ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Wait_857           ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SraWriteReg_669    ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; ControlUnit:ControlUnit|nextstate.Rte_763            ; ControlUnit:ControlUnit|nextstate.SraWriteReg ; yes                    ;
; ControlUnit:ControlUnit|nextstate.SrlWriteReg_569    ; ControlUnit:ControlUnit|Selector57            ; yes                    ;
; Number of user-specified and inferred latches = 30   ;                                               ;                        ;
+------------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ControlUnit:ControlUnit|state~4       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~5       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~6       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~7       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~8       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~9       ; Lost fanout        ;
; ControlUnit:ControlUnit|state~10      ; Lost fanout        ;
; Total Number of Removed Registers = 7 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1279  ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 1279  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1240  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:B|Saida[10]      ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:A|Saida[10]      ;
; 13:1               ; 12 bits   ; 96 ALUTs      ; 48 ALUTs             ; 48 ALUTs               ; Yes        ; |CPU|RegDesloc:RegDesloc|temp[11] ;
; 13:1               ; 12 bits   ; 96 ALUTs      ; 72 ALUTs             ; 24 ALUTs               ; Yes        ; |CPU|RegDesloc:RegDesloc|temp[29] ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxRegDst:MuxRegDst|Mux4     ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |CPU|Ula32:ULA|Mux26              ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSrcB:MuxALUSrcB|Mux4   ;
; 6:1                ; 32 bits   ; 128 ALUTs     ; 64 ALUTs             ; 64 ALUTs               ; No         ; |CPU|MuxPCSource:MuxPCSource|Mux7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                    ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                    ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                    ;
; LPM_INDATA             ; REGISTERED     ; Untyped                           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                           ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                           ;
; LPM_FILE               ; instrucoes.mif ; Untyped                           ;
; USE_EAB                ; ON             ; Untyped                           ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                           ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                               ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                               ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                               ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                      ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                      ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                      ;
; USE_EAB                ; ON             ; Untyped                                      ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxRegDst:MuxRegDst"                                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "B[4..1]" will be connected to GND. ;
; B    ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; C    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "MuxMemToReg:MuxMemToReg" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; B    ; Input ; Info     ; Stuck at GND              ;
; C    ; Input ; Info     ; Stuck at GND              ;
; D    ; Input ; Info     ; Stuck at GND              ;
; F    ; Input ; Info     ; Stuck at GND              ;
; G    ; Input ; Info     ; Stuck at GND              ;
; H    ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "MuxIord:MuxIord" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; B    ; Input ; Info     ; Stuck at GND      ;
; C    ; Input ; Info     ; Stuck at GND      ;
; D    ; Input ; Info     ; Stuck at GND      ;
; E    ; Input ; Info     ; Stuck at GND      ;
; F    ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memoria:Memoria"                                                                                                 ;
+--------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                                 ;
+--------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; datain ; Input ; Critical Warning ; Can't connect array with 1 elements in array dimension 1 to port with 32 elements in the same dimension ;
; datain ; Input ; Info             ; Stuck at GND                                                                                            ;
+--------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "MuxPCSource:MuxPCSource" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; B    ; Input ; Info     ; Stuck at GND              ;
; C    ; Input ; Info     ; Stuck at GND              ;
; F    ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxALUSrcB:MuxALUSrcB"                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; B[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; C       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; E       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; F       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "MuxALUSrcA:MuxALUSrcA" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; B    ; Input ; Info     ; Stuck at GND            ;
; D    ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 09:45:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file muxlocontrol.sv
    Info: Found entity 1: MuxLOControl
Info: Found 1 design units, including 1 entities, in source file muxmem.sv
    Info: Found entity 1: MuxMem
Info: Found 1 design units, including 1 entities, in source file muxshiftamt.sv
    Info: Found entity 1: MuxShiftAmt
Info: Found 1 design units, including 1 entities, in source file muxshiftsrc.sv
    Info: Found entity 1: MuxShiftSrc
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 1 design units, including 1 entities, in source file muxdst.sv
    Info: Found entity 1: MuxDST
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Warning (10229): Verilog HDL Expression warning at CPU.sv(222): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file cpu.sv
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv
    Info: Found entity 1: MuxALUSrcA
Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv
    Info: Found entity 1: MuxALUSrcB
Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv
    Info: Found entity 1: MuxPCSource
Info: Found 1 design units, including 1 entities, in source file controlunit.sv
    Info: Found entity 1: ControlUnit
Info: Found 1 design units, including 1 entities, in source file muxiord.sv
    Info: Found entity 1: MuxIord
Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.sv
    Info: Found entity 1: MuxMemToReg
Info: Found 1 design units, including 1 entities, in source file muxregdst.sv
    Info: Found entity 1: MuxRegDst
Info: Elaborating entity "CPU" for the top level hierarchy
Info: Elaborating entity "Registrador" for hierarchy "Registrador:PC"
Info: Elaborating entity "ControlUnit" for hierarchy "ControlUnit:ControlUnit"
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(181): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(74): inferring latch(es) for variable "nextstate", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "nextstate.SrlWriteReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SrlOp" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Srl" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SravWriteReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SravOp" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Srav" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SllOp" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SllvOp" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SraWriteReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SraOp" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Sra" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SllvWriteReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Sllv" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.SllWriteReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Sll" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Jr" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Rte" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.WriteInPC" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Break" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Sub" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.And" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.WaitMemRead2" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.WriteInRegAddi" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Addi" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Wait" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.WriteInReg" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Add" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Decode" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.WaitMemRead" at ControlUnit.sv(74)
Info (10041): Inferred latch for "nextstate.Start" at ControlUnit.sv(74)
Info: Elaborating entity "MuxALUSrcA" for hierarchy "MuxALUSrcA:MuxALUSrcA"
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(10): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(11): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(12): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(13): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxALUSrcB" for hierarchy "MuxALUSrcB:MuxALUSrcB"
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(12): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(13): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(14): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(15): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(16): variable "E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(17): variable "F" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.sv(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.sv(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[1]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[2]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[3]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[4]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[5]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[6]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[7]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[8]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[9]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[10]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[11]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[12]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[13]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[14]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[15]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[16]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[17]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[18]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[19]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[20]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[21]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[22]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[23]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[24]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[25]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[26]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[27]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[28]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[29]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[30]" at MuxALUSrcB.sv(10)
Info (10041): Inferred latch for "out[31]" at MuxALUSrcB.sv(10)
Info: Elaborating entity "MuxPCSource" for hierarchy "MuxPCSource:MuxPCSource"
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(10): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(11): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(12): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(13): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(14): variable "E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(15): variable "F" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.sv(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.sv(8): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[1]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[2]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[3]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[4]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[5]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[6]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[7]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[8]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[9]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[10]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[11]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[12]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[13]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[14]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[15]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[16]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[17]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[18]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[19]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[20]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[21]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[22]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[23]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[24]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[25]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[26]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[27]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[28]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[29]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[30]" at MuxPCSource.sv(8)
Info (10041): Inferred latch for "out[31]" at MuxPCSource.sv(8)
Info: Elaborating entity "Ula32" for hierarchy "Ula32:ULA"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:Memoria"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:Memoria|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf
    Info: Found entity 1: altsyncram_g2a1
Info: Elaborating entity "altsyncram_g2a1" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated"
Critical Warning: Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File "instrucoes.mif" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:InstructionRegister"
Info: Elaborating entity "MuxIord" for hierarchy "MuxIord:MuxIord"
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(9): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(10): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(11): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(12): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(13): variable "E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(14): variable "F" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxIord.sv(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxIord.sv(7): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[1]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[2]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[3]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[4]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[5]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[6]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[7]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[8]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[9]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[10]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[11]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[12]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[13]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[14]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[15]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[16]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[17]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[18]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[19]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[20]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[21]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[22]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[23]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[24]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[25]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[26]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[27]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[28]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[29]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[30]" at MuxIord.sv(7)
Info (10041): Inferred latch for "out[31]" at MuxIord.sv(7)
Info: Elaborating entity "MuxMemToReg" for hierarchy "MuxMemToReg:MuxMemToReg"
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(10): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(11): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(12): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(13): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(14): variable "E" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(16): variable "F" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(17): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(18): variable "H" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.sv(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.sv(8): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[1]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[2]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[3]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[4]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[5]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[6]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[7]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[8]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[9]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[10]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[11]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[12]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[13]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[14]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[15]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[16]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[17]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[18]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[19]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[20]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[21]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[22]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[23]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[24]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[25]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[26]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[27]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[28]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[29]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[30]" at MuxMemToReg.sv(8)
Info (10041): Inferred latch for "out[31]" at MuxMemToReg.sv(8)
Info: Elaborating entity "MuxRegDst" for hierarchy "MuxRegDst:MuxRegDst"
Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(10): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(11): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(12): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(13): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:BancoRegistradores"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:RegDesloc"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "MuxShiftSrc" for hierarchy "MuxShiftSrc:MuxShiftSrc"
Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(9): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(10): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxShiftAmt" for hierarchy "MuxShiftAmt:MuxShiftAmt"
Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(9): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(10): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning: LATCH primitive "MuxIord:MuxIord|out[0]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[1]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[2]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[3]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[4]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[5]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[6]" is permanently enabled
Warning: LATCH primitive "MuxIord:MuxIord|out[7]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[0]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[1]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[2]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[3]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[4]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[5]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[6]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[7]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[8]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[9]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[10]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[11]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[12]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[13]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[14]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[15]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[16]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[17]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[18]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[19]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[20]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[21]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[22]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[23]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[24]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[25]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[26]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[27]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[28]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[29]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[30]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[31]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[0]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[1]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[2]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[3]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[4]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[5]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[6]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[7]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[8]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[9]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[10]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[11]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[12]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[13]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[14]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[15]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[16]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[17]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[18]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[19]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[20]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[21]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[22]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[23]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[24]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[25]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[26]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[27]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[28]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[29]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[30]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[31]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[0]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[1]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[2]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[3]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[4]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[5]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[6]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[7]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[8]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[9]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[10]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[11]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[12]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[13]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[14]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[15]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[16]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[17]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[18]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[19]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[20]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[21]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[22]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[23]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[24]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[25]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[26]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[27]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[28]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[29]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[30]" is permanently enabled
Warning: LATCH primitive "MuxMemToReg:MuxMemToReg|out[31]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[0]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[1]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[2]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[3]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[4]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[5]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[6]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[7]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[8]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[9]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[10]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[11]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[12]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[13]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[14]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[15]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[16]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[17]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[18]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[19]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[20]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[21]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[22]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[23]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[24]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[25]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[26]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[27]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[28]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[29]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[30]" is permanently enabled
Warning: LATCH primitive "MuxALUSrcB:MuxALUSrcB|out[31]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[0]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[1]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[2]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[3]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[4]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[5]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[6]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[7]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[8]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[9]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[10]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[11]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[12]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[13]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[14]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[15]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[16]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[17]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[18]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[19]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[20]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[21]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[22]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[23]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[24]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[25]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[26]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[27]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[28]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[29]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[30]" is permanently enabled
Warning: LATCH primitive "MuxPCSource:MuxPCSource|out[31]" is permanently enabled
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch ControlUnit:ControlUnit|nextstate.Addi_844 has unsafe behavior
    Warning: Ports ENA and PRE on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Sub_798 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Jr_752 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Srav_630 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Add_881 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Break_787 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Sll_741 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Sra_693 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Srl_593 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.And_809 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Sllv_717 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Latch ControlUnit:ControlUnit|nextstate.Rte_763 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr15_0[5]
    Warning: Ports ENA and CLR on the latch are fed by the same signal Instr_Reg:InstructionRegister|Instr31_26[5]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "stateout[5]" is stuck at GND
    Warning (13410): Pin "stateout[6]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[16]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[17]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[18]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[19]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[20]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[21]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[22]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[23]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[24]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[25]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[26]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[27]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[28]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[29]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[30]" is stuck at GND
    Warning (13410): Pin "ImediatoExtended[31]" is stuck at GND
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "ControlUnit:ControlUnit|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~7" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~9" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:ControlUnit|state~10" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/gvh/Desktop/Teste/PQP.map.smsg
Info: Implemented 2864 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 239 output pins
    Info: Implemented 2591 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 275 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Fri May 17 09:45:30 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gvh/Desktop/Teste/PQP.map.smsg.


