{"Source Block": ["oh/elink/hdl/emaxi.v@172:182@HdlIdDef", "   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n   //#########################################################################\n\n"], "Clone Blocks": [["oh/etrace/dv/dut_etrace.v@44:54", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tmi_ctrlmode;\t\t// From e2p of packet2emesh.v\n   wire [DW-1:0]\tmi_data;\t\t// From e2p of packet2emesh.v\n   wire [1:0]\t\tmi_datamode;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_dstaddr;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_srcaddr;\t\t// From e2p of packet2emesh.v\n   wire\t\t\tmi_write;\t\t// From e2p of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/elink/hdl/emaxi.v@171:181", "   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n   //#########################################################################\n"], ["oh/elink/hdl/emaxi.v@170:180", "   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   //#########################################################################\n   //EMESH 2 PACKET CONVERSION\n"]], "Diff Content": {"Delete": [], "Add": [[177, "   wire [1:0] \t       txrr_datamode_fifo;\n"], [177, "   wire [3:0] \t       txrr_ctrlmode_fifo;\n"], [177, "   wire [31:0] \t       txrr_dstaddr_fifo;\n"], [177, "   wire [2:0] \t       txrr_alignaddr_fifo;\n"], [177, "   wire [103:0]        packet_out;   \n"], [177, "   wire \t       fifo_prog_full;\n"], [177, "   wire \t       fifo_full;   \t\n"], [177, "   wire \t       fifo_rd_en;\n"], [177, "   wire \t       fifo_wr_en;\n"]]}}