$date
	Sun Oct 23 03:39:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#514864
b1000 !
1"
#514866
b1000 &
b1000 %
1$
#514867
0"
#514870
b100 &
b100 %
#514874
b10 &
b10 %
#514878
b1 &
1#
b1 %
#514882
b0 &
b0 %
0#
0$
#1494575
b10111 !
1"
#1494578
b10111 &
b10111 %
1$
#1494579
0"
#1494582
b1000110 &
b1000110 %
#1494586
b100011 &
b100011 %
#1494590
b1101010 &
b1101010 %
#1494594
b110101 &
b110101 %
#1494598
b10100000 &
b10100000 %
#1494602
b1010000 &
b1010000 %
#1494606
b101000 &
b101000 %
#1494610
b10100 &
b10100 %
#1494614
b1010 &
b1010 %
#1494618
b101 &
b101 %
#1494622
b10000 &
b10000 %
#1494626
b1000 &
b1000 %
#1494630
b100 &
b100 %
#1494634
b10 &
b10 %
#1494638
b1 &
1#
b1 %
#1494642
b0 &
b0 %
0#
0$
#2542464
1"
#2542466
b10111 &
b10111 %
1$
#2542467
0"
#2542470
b1000110 &
b1000110 %
#2542474
b100011 &
b100011 %
#2542478
b1101010 &
b1101010 %
#2542482
b110101 &
b110101 %
#2542486
b10100000 &
b10100000 %
#2542490
b1010000 &
b1010000 %
#2542494
b101000 &
b101000 %
#2542498
b10100 &
b10100 %
#2542502
b1010 &
b1010 %
#2542506
b101 &
b101 %
#2542510
b10000 &
b10000 %
#2542514
b1000 &
b1000 %
#2542518
b100 &
b100 %
#2542522
b10 &
b10 %
#2542526
b1 &
1#
b1 %
#2542530
b0 &
b0 %
0#
0$
#4500012
