Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Computer Architecture/ca_fp/Basic_computer/uut_main_board_isim_beh.exe -prj E:/Computer Architecture/ca_fp/Basic_computer/uut_main_board_beh.prj work.uut_main_board 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/RAM.vhd" into library work
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/cpu8bit.vhd" into library work
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/MAIN_BOARD.vhd" into library work
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/uut_main_board.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160408 KB
Fuse CPU Usage: 202 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package env
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity RAM [ram_default]
Compiling architecture cpu_arch of entity CPU8BIT [cpu8bit_default]
Compiling architecture behavioral of entity MAIN_BOARD [main_board_default]
Compiling architecture behavior of entity uut_main_board
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable E:/Computer Architecture/ca_fp/Basic_computer/uut_main_board_isim_beh.exe
Fuse Memory Usage: 186428 KB
Fuse CPU Usage: 436 ms
