// Seed: 3857107232
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri1 id_5
);
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  assign module_1.id_2 = 0;
  wire id_11 = id_8[1];
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    output wor id_3
);
  id_5(
      id_3, (id_3)
  );
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1
  );
endmodule
