/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [12:0] _02_;
  reg [15:0] _03_;
  reg [21:0] _04_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [24:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [34:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [17:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = ~(celloutsig_0_11z[2] & celloutsig_0_38z);
  assign celloutsig_0_17z = !(celloutsig_0_6z ? celloutsig_0_2z[15] : celloutsig_0_12z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_16z[1] | celloutsig_0_20z);
  assign celloutsig_0_14z = ~_00_;
  assign celloutsig_0_38z = ~((celloutsig_0_23z | celloutsig_0_1z[10]) & celloutsig_0_32z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_15z[5]) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z[1]) & (in_data[153] | celloutsig_1_1z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_5z[1] | celloutsig_0_17z) & (celloutsig_0_16z[0] | _00_));
  assign celloutsig_0_41z = celloutsig_0_27z[2] | ~(celloutsig_0_0z[10]);
  reg [14:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 15'h0000;
    else _15_ <= celloutsig_0_0z[18:4];
  assign { _01_[14:2], _00_, _01_[0] } = _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 13'h0000;
    else _02_ <= { _01_[10:2], _00_, celloutsig_0_5z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 16'h0000;
    else _03_ <= { celloutsig_0_2z[30:16], celloutsig_0_6z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 22'h000000;
    else _04_ <= { in_data[87:70], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_34z = { in_data[76:73], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_25z } & { celloutsig_0_22z[3], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[170:162] & in_data[121:113];
  assign celloutsig_0_1z = { in_data[12], celloutsig_0_0z } / { 1'h1, in_data[23:4] };
  assign celloutsig_0_26z = { _01_[5:2], _00_, _01_[0], celloutsig_0_7z, celloutsig_0_12z } / { 1'h1, in_data[23:15], celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_32z = { _02_[6:5], celloutsig_0_30z, celloutsig_0_20z } === celloutsig_0_16z;
  assign celloutsig_1_5z = { in_data[159], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } === { in_data[101:96], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_18z = _02_[12:10] === in_data[62:60];
  assign celloutsig_1_2z = celloutsig_1_1z[6:4] > celloutsig_1_1z[4:2];
  assign celloutsig_1_10z = { in_data[184:178], celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_1z[8:1], celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[112:105], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z } > { in_data[146:133], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_43z = { _04_[14:9], celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_9z } <= celloutsig_0_4z[14:0];
  assign celloutsig_0_48z = { celloutsig_0_26z[4:3], celloutsig_0_12z, celloutsig_0_9z } <= { celloutsig_0_34z[5:2], celloutsig_0_12z, celloutsig_0_43z };
  assign celloutsig_0_7z = celloutsig_0_0z[11:5] <= { _01_[6:2], _00_, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_22z[15:3], celloutsig_0_10z } <= { in_data[37:32], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_1_14z = { in_data[138:128], celloutsig_1_9z, celloutsig_1_3z } && { celloutsig_1_1z[8:6], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_20z = _03_[7:3] && _01_[12:8];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } < { in_data[175:173], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } < { in_data[188:171], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_31z = { celloutsig_0_4z[15:7], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z, celloutsig_0_17z, _01_[14:2], _00_, _01_[0] };
  assign celloutsig_0_4z = celloutsig_0_0z[19:3] % { 1'h1, celloutsig_0_2z[29:14] };
  assign celloutsig_0_0z = in_data[94:75] % { 1'h1, in_data[80:62] };
  assign celloutsig_0_5z = celloutsig_0_1z[19:17] % { 1'h1, in_data[93:92] };
  assign celloutsig_0_60z = { in_data[54:50], celloutsig_0_45z, celloutsig_0_59z } % { 1'h1, celloutsig_0_31z[13:9], celloutsig_0_48z };
  assign celloutsig_0_9z = celloutsig_0_4z[6:4] * celloutsig_0_8z;
  assign celloutsig_0_12z = celloutsig_0_4z[7:3] * celloutsig_0_11z;
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_13z } | { in_data[139:136], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_19z = { in_data[88:87], celloutsig_0_10z } | celloutsig_0_11z[2:0];
  assign celloutsig_1_4z = | { in_data[124:118], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = ~^ { in_data[176:163], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z[5:3], celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_1z[14:5], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, _01_[14:2], _00_, _01_[0] };
  assign celloutsig_0_30z = ^ { _04_[6:4], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_59z = ^ { _01_[3], celloutsig_0_10z, celloutsig_0_57z, celloutsig_0_41z };
  assign celloutsig_1_18z = ^ { celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_2z[14:10] >> { celloutsig_0_9z[2], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_5z } >> { celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[64:30] >> { in_data[34:20], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_2z[28:15], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_11z } >> { _02_[8:6], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_27z = { _01_[13:9], celloutsig_0_6z } <<< { in_data[11:8], celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_37z = celloutsig_0_1z[19:13] >>> { celloutsig_0_4z[13:10], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z } >>> celloutsig_1_1z[7:4];
  assign celloutsig_0_8z = { celloutsig_0_0z[6:5], celloutsig_0_7z } - in_data[80:78];
  assign celloutsig_0_45z = ~((celloutsig_0_14z & celloutsig_0_37z[5]) | celloutsig_0_22z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_5z[0] & celloutsig_0_4z[7]) | celloutsig_0_1z[4]);
  assign celloutsig_1_0z = ~((in_data[190] & in_data[120]) | (in_data[162] & in_data[154]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
