OpenROAD 1 v2.0-880-gd1c7001ad
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bsg_manycore_tile_compute_mesh_real/sky130_sram_1kbyte_1rw1r_8x1024_8.lef
[WARNING ODB-0205] The LEF UNITS DATABASE MICRON convert factor (2000) is greater than the database units per micron (1000) of the current technology.
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bsg_manycore_tile_compute_mesh_real/sky130_sram_1kbyte_1rw1r_8x1024_8.lef
[INFO ODB-0127] Reading DEF file: ./results/sky130hd/bsg_manycore_tile_compute_mesh_real/base/4_cts.def
[INFO ODB-0128] Design: bsg_manycore_tile_compute_mesh
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0094] 		Created 900000 Insts
[INFO ODB-0094] 		Created 1000000 Insts
[INFO ODB-0094] 		Created 1100000 Insts
[INFO ODB-0094] 		Created 1200000 Insts
[INFO ODB-0094] 		Created 1300000 Insts
[INFO ODB-0094] 		Created 1400000 Insts
[INFO ODB-0094] 		Created 1500000 Insts
[INFO ODB-0094] 		Created 1600000 Insts
[INFO ODB-0094] 		Created 1700000 Insts
[INFO ODB-0094] 		Created 1800000 Insts
[INFO ODB-0094] 		Created 1900000 Insts
[INFO ODB-0094] 		Created 2000000 Insts
[INFO ODB-0094] 		Created 2100000 Insts
[INFO ODB-0094] 		Created 2200000 Insts
[INFO ODB-0094] 		Created 2300000 Insts
[INFO ODB-0094] 		Created 2400000 Insts
[INFO ODB-0094] 		Created 2500000 Insts
[INFO ODB-0094] 		Created 2600000 Insts
[INFO ODB-0094] 		Created 2700000 Insts
[INFO ODB-0094] 		Created 2800000 Insts
[INFO ODB-0094] 		Created 2900000 Insts
[INFO ODB-0094] 		Created 3000000 Insts
[INFO ODB-0094] 		Created 3100000 Insts
[INFO ODB-0094] 		Created 3200000 Insts
[INFO ODB-0094] 		Created 3300000 Insts
[INFO ODB-0094] 		Created 3400000 Insts
[INFO ODB-0094] 		Created 3500000 Insts
[INFO ODB-0094] 		Created 3600000 Insts
[INFO ODB-0094] 		Created 3700000 Insts
[INFO ODB-0094] 		Created 3800000 Insts
[INFO ODB-0094] 		Created 3900000 Insts
[INFO ODB-0094] 		Created 4000000 Insts
[INFO ODB-0094] 		Created 4100000 Insts
[INFO ODB-0094] 		Created 4200000 Insts
[INFO ODB-0094] 		Created 4300000 Insts
[INFO ODB-0094] 		Created 4400000 Insts
[INFO ODB-0094] 		Created 4500000 Insts
[INFO ODB-0094] 		Created 4600000 Insts
[INFO ODB-0094] 		Created 4700000 Insts
[INFO ODB-0094] 		Created 4800000 Insts
[INFO ODB-0094] 		Created 4900000 Insts
[INFO ODB-0094] 		Created 5000000 Insts
[INFO ODB-0094] 		Created 5100000 Insts
[INFO ODB-0094] 		Created 5200000 Insts
[INFO ODB-0094] 		Created 5300000 Insts
[INFO ODB-0094] 		Created 5400000 Insts
[INFO ODB-0094] 		Created 5500000 Insts
[INFO ODB-0094] 		Created 5600000 Insts
[INFO ODB-0094] 		Created 5700000 Insts
[INFO ODB-0094] 		Created 5800000 Insts
[INFO ODB-0094] 		Created 5900000 Insts
[INFO ODB-0094] 		Created 6000000 Insts
[INFO ODB-0094] 		Created 6100000 Insts
[INFO ODB-0094] 		Created 6200000 Insts
[INFO ODB-0094] 		Created 6300000 Insts
[INFO ODB-0094] 		Created 6400000 Insts
[INFO ODB-0094] 		Created 6500000 Insts
[INFO ODB-0094] 		Created 6600000 Insts
[INFO ODB-0094] 		Created 6700000 Insts
[INFO ODB-0094] 		Created 6800000 Insts
[INFO ODB-0094] 		Created 6900000 Insts
[INFO ODB-0094] 		Created 7000000 Insts
[INFO ODB-0094] 		Created 7100000 Insts
[INFO ODB-0094] 		Created 7200000 Insts
[INFO ODB-0094] 		Created 7300000 Insts
[INFO ODB-0094] 		Created 7400000 Insts
[INFO ODB-0094] 		Created 7500000 Insts
[INFO ODB-0094] 		Created 7600000 Insts
[INFO ODB-0094] 		Created 7700000 Insts
[INFO ODB-0094] 		Created 7800000 Insts
[INFO ODB-0094] 		Created 7900000 Insts
[INFO ODB-0094] 		Created 8000000 Insts
[INFO ODB-0094] 		Created 8100000 Insts
[INFO ODB-0094] 		Created 8200000 Insts
[INFO ODB-0094] 		Created 8300000 Insts
[INFO ODB-0094] 		Created 8400000 Insts
[INFO ODB-0094] 		Created 8500000 Insts
[INFO ODB-0094] 		Created 8600000 Insts
[INFO ODB-0094] 		Created 8700000 Insts
[INFO ODB-0094] 		Created 8800000 Insts
[INFO ODB-0094] 		Created 8900000 Insts
[INFO ODB-0094] 		Created 9000000 Insts
[INFO ODB-0094] 		Created 9100000 Insts
[INFO ODB-0094] 		Created 9200000 Insts
[INFO ODB-0094] 		Created 9300000 Insts
[INFO ODB-0094] 		Created 9400000 Insts
[INFO ODB-0094] 		Created 9500000 Insts
[INFO ODB-0094] 		Created 9600000 Insts
[INFO ODB-0094] 		Created 9700000 Insts
[INFO ODB-0094] 		Created 9800000 Insts
[INFO ODB-0094] 		Created 9900000 Insts
[INFO ODB-0094] 		Created 10000000 Insts
[INFO ODB-0094] 		Created 10100000 Insts
[INFO ODB-0094] 		Created 10200000 Insts
[INFO ODB-0094] 		Created 10300000 Insts
[INFO ODB-0094] 		Created 10400000 Insts
[INFO ODB-0094] 		Created 10500000 Insts
[INFO ODB-0094] 		Created 10600000 Insts
[INFO ODB-0094] 		Created 10700000 Insts
[INFO ODB-0094] 		Created 10800000 Insts
[INFO ODB-0094] 		Created 10900000 Insts
[INFO ODB-0094] 		Created 11000000 Insts
[INFO ODB-0094] 		Created 11100000 Insts
[INFO ODB-0094] 		Created 11200000 Insts
[INFO ODB-0094] 		Created 11300000 Insts
[INFO ODB-0094] 		Created 11400000 Insts
[INFO ODB-0094] 		Created 11500000 Insts
[INFO ODB-0094] 		Created 11600000 Insts
[INFO ODB-0130]     Created 1263 pins.
[INFO ODB-0131]     Created 11606253 components and 23359419 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 23212506 connections.
[INFO ODB-0133]     Created 44122 nets and 146911 connections.
[INFO ODB-0134] Finished DEF file: ./results/sky130hd/bsg_manycore_tile_compute_mesh_real/base/4_cts.def
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   bsg_manycore_tile_compute_mesh
Die area:                 ( 0 0 ) ( 11400000 8400000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     11606253
Number of terminals:      1263
Number of snets:          2
Number of nets:           44122

[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     366352

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
  Complete 800000 instances.
  Complete 900000 instances.
  Complete 1000000 instances.
  Complete 1100000 instances.
  Complete 1200000 instances.
  Complete 1300000 instances.
  Complete 1400000 instances.
  Complete 1500000 instances.
  Complete 1600000 instances.
  Complete 1700000 instances.
  Complete 1800000 instances.
  Complete 1900000 instances.
  Complete 2000000 instances.
  Complete 2100000 instances.
  Complete 2200000 instances.
  Complete 2300000 instances.
  Complete 2400000 instances.
  Complete 2500000 instances.
  Complete 2600000 instances.
  Complete 2700000 instances.
  Complete 2800000 instances.
  Complete 2900000 instances.
  Complete 3000000 instances.
  Complete 3100000 instances.
  Complete 3200000 instances.
  Complete 3300000 instances.
  Complete 3400000 instances.
  Complete 3500000 instances.
  Complete 3600000 instances.
  Complete 3700000 instances.
  Complete 3800000 instances.
  Complete 3900000 instances.
  Complete 4000000 instances.
  Complete 4100000 instances.
  Complete 4200000 instances.
  Complete 4300000 instances.
  Complete 4400000 instances.
  Complete 4500000 instances.
  Complete 4600000 instances.
  Complete 4700000 instances.
  Complete 4800000 instances.
  Complete 4900000 instances.
  Complete 5000000 instances.
  Complete 5100000 instances.
  Complete 5200000 instances.
  Complete 5300000 instances.
  Complete 5400000 instances.
  Complete 5500000 instances.
  Complete 5600000 instances.
  Complete 5700000 instances.
  Complete 5800000 instances.
  Complete 5900000 instances.
  Complete 6000000 instances.
  Complete 6100000 instances.
  Complete 6200000 instances.
  Complete 6300000 instances.
  Complete 6400000 instances.
  Complete 6500000 instances.
  Complete 6600000 instances.
  Complete 6700000 instances.
  Complete 6800000 instances.
  Complete 6900000 instances.
  Complete 7000000 instances.
  Complete 7100000 instances.
  Complete 7200000 instances.
  Complete 7300000 instances.
  Complete 7400000 instances.
  Complete 7500000 instances.
  Complete 7600000 instances.
  Complete 7700000 instances.
  Complete 7800000 instances.
  Complete 7900000 instances.
  Complete 8000000 instances.
  Complete 8100000 instances.
  Complete 8200000 instances.
  Complete 8300000 instances.
  Complete 8400000 instances.
  Complete 8500000 instances.
  Complete 8600000 instances.
  Complete 8700000 instances.
  Complete 8800000 instances.
  Complete 8900000 instances.
  Complete 9000000 instances.
  Complete 9100000 instances.
  Complete 9200000 instances.
  Complete 9300000 instances.
  Complete 9400000 instances.
  Complete 9500000 instances.
  Complete 9600000 instances.
  Complete 9700000 instances.
  Complete 9800000 instances.
  Complete 9900000 instances.
  Complete 10000000 instances.
  Complete 10100000 instances.
  Complete 10200000 instances.
  Complete 10300000 instances.
  Complete 10400000 instances.
  Complete 10500000 instances.
  Complete 10600000 instances.
  Complete 10700000 instances.
  Complete 10800000 instances.
  Complete 10900000 instances.
  Complete 11000000 instances.
  Complete 11100000 instances.
  Complete 11200000 instances.
  Complete 11300000 instances.
  Complete 11400000 instances.
  Complete 11500000 instances.
  Complete 11600000 instances.
[INFO DRT-0164] Number of unique instances = 434.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0019]   Complete 800000 insts.
[INFO DRT-0019]   Complete 900000 insts.
[INFO DRT-0019]   Complete 1000000 insts.
[INFO DRT-0019]   Complete 1100000 insts.
[INFO DRT-0019]   Complete 1200000 insts.
[INFO DRT-0019]   Complete 1300000 insts.
[INFO DRT-0019]   Complete 1400000 insts.
[INFO DRT-0019]   Complete 1500000 insts.
[INFO DRT-0019]   Complete 1600000 insts.
[INFO DRT-0019]   Complete 1700000 insts.
[INFO DRT-0019]   Complete 1800000 insts.
[INFO DRT-0019]   Complete 1900000 insts.
[INFO DRT-0019]   Complete 2000000 insts.
[INFO DRT-0019]   Complete 2100000 insts.
[INFO DRT-0019]   Complete 2200000 insts.
[INFO DRT-0019]   Complete 2300000 insts.
[INFO DRT-0019]   Complete 2400000 insts.
[INFO DRT-0019]   Complete 2500000 insts.
[INFO DRT-0019]   Complete 2600000 insts.
[INFO DRT-0019]   Complete 2700000 insts.
[INFO DRT-0019]   Complete 2800000 insts.
[INFO DRT-0019]   Complete 2900000 insts.
[INFO DRT-0019]   Complete 3000000 insts.
[INFO DRT-0019]   Complete 3100000 insts.
[INFO DRT-0019]   Complete 3200000 insts.
[INFO DRT-0019]   Complete 3300000 insts.
[INFO DRT-0019]   Complete 3400000 insts.
[INFO DRT-0019]   Complete 3500000 insts.
[INFO DRT-0019]   Complete 3600000 insts.
[INFO DRT-0019]   Complete 3700000 insts.
[INFO DRT-0019]   Complete 3800000 insts.
[INFO DRT-0019]   Complete 3900000 insts.
[INFO DRT-0019]   Complete 4000000 insts.
[INFO DRT-0019]   Complete 4100000 insts.
[INFO DRT-0019]   Complete 4200000 insts.
[INFO DRT-0019]   Complete 4300000 insts.
[INFO DRT-0019]   Complete 4400000 insts.
[INFO DRT-0019]   Complete 4500000 insts.
[INFO DRT-0019]   Complete 4600000 insts.
[INFO DRT-0019]   Complete 4700000 insts.
[INFO DRT-0019]   Complete 4800000 insts.
[INFO DRT-0019]   Complete 4900000 insts.
[INFO DRT-0019]   Complete 5000000 insts.
[INFO DRT-0019]   Complete 5100000 insts.
[INFO DRT-0019]   Complete 5200000 insts.
[INFO DRT-0019]   Complete 5300000 insts.
[INFO DRT-0019]   Complete 5400000 insts.
[INFO DRT-0019]   Complete 5500000 insts.
[INFO DRT-0019]   Complete 5600000 insts.
[INFO DRT-0019]   Complete 5700000 insts.
[INFO DRT-0019]   Complete 5800000 insts.
[INFO DRT-0019]   Complete 5900000 insts.
[INFO DRT-0019]   Complete 6000000 insts.
[INFO DRT-0019]   Complete 6100000 insts.
[INFO DRT-0019]   Complete 6200000 insts.
[INFO DRT-0019]   Complete 6300000 insts.
[INFO DRT-0019]   Complete 6400000 insts.
[INFO DRT-0019]   Complete 6500000 insts.
[INFO DRT-0019]   Complete 6600000 insts.
[INFO DRT-0019]   Complete 6700000 insts.
[INFO DRT-0019]   Complete 6800000 insts.
[INFO DRT-0019]   Complete 6900000 insts.
[INFO DRT-0019]   Complete 7000000 insts.
[INFO DRT-0019]   Complete 7100000 insts.
[INFO DRT-0019]   Complete 7200000 insts.
[INFO DRT-0019]   Complete 7300000 insts.
[INFO DRT-0019]   Complete 7400000 insts.
[INFO DRT-0019]   Complete 7500000 insts.
[INFO DRT-0019]   Complete 7600000 insts.
[INFO DRT-0019]   Complete 7700000 insts.
[INFO DRT-0019]   Complete 7800000 insts.
[INFO DRT-0019]   Complete 7900000 insts.
[INFO DRT-0019]   Complete 8000000 insts.
[INFO DRT-0019]   Complete 8100000 insts.
[INFO DRT-0019]   Complete 8200000 insts.
[INFO DRT-0019]   Complete 8300000 insts.
[INFO DRT-0019]   Complete 8400000 insts.
[INFO DRT-0019]   Complete 8500000 insts.
[INFO DRT-0019]   Complete 8600000 insts.
[INFO DRT-0019]   Complete 8700000 insts.
[INFO DRT-0019]   Complete 8800000 insts.
[INFO DRT-0019]   Complete 8900000 insts.
[INFO DRT-0019]   Complete 9000000 insts.
[INFO DRT-0019]   Complete 9100000 insts.
[INFO DRT-0019]   Complete 9200000 insts.
[INFO DRT-0019]   Complete 9300000 insts.
[INFO DRT-0019]   Complete 9400000 insts.
[INFO DRT-0019]   Complete 9500000 insts.
[INFO DRT-0019]   Complete 9600000 insts.
[INFO DRT-0019]   Complete 9700000 insts.
[INFO DRT-0019]   Complete 9800000 insts.
[INFO DRT-0019]   Complete 9900000 insts.
[INFO DRT-0019]   Complete 10000000 insts.
[INFO DRT-0019]   Complete 10100000 insts.
[INFO DRT-0019]   Complete 10200000 insts.
[INFO DRT-0019]   Complete 10300000 insts.
[INFO DRT-0019]   Complete 10400000 insts.
[INFO DRT-0019]   Complete 10500000 insts.
[INFO DRT-0019]   Complete 10600000 insts.
[INFO DRT-0019]   Complete 10700000 insts.
[INFO DRT-0019]   Complete 10800000 insts.
[INFO DRT-0019]   Complete 10900000 insts.
[INFO DRT-0019]   Complete 11000000 insts.
[INFO DRT-0019]   Complete 11100000 insts.
[INFO DRT-0019]   Complete 11200000 insts.
[INFO DRT-0019]   Complete 11300000 insts.
[INFO DRT-0019]   Complete 11400000 insts.
[INFO DRT-0019]   Complete 11500000 insts.
[INFO DRT-0019]   Complete 11600000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 26744571.
[INFO DRT-0033] mcon shape region query size = 37068.
[INFO DRT-0033] met1 shape region query size = 24492971.
[INFO DRT-0033] via shape region query size = 5888000.
[INFO DRT-0033] met2 shape region query size = 2356461.
[INFO DRT-0033] via2 shape region query size = 4710400.
[INFO DRT-0033] met3 shape region query size = 2355202.
[INFO DRT-0033] via3 shape region query size = 4710400.
[INFO DRT-0033] met4 shape region query size = 1413600.
[INFO DRT-0033] via4 shape region query size = 235200.
[INFO DRT-0033] met5 shape region query size = 235788.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1807 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 424 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0084]   Complete 41782 groups.
#scanned instances     = 11606253
#unique  instances     = 434
#stdCellGenAp          = 14953
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 10751
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 146911
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:07, memory = 16008.39 (MB), peak = 16008.39 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1652 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 128016.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 114991.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 67953.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7189.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1614.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 100.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 197583 vertical wires in 34 frboxes and 122280 horizontal wires in 25 frboxes.
[INFO DRT-0186] Done with 32457 vertical wires in 34 frboxes and 33020 horizontal wires in 25 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:06:12, elapsed time = 00:00:59, memory = 18167.28 (MB), peak = 19270.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18167.28 (MB), peak = 19270.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 50 violations.
    elapsed time = 00:00:08, memory = 18270.27 (MB).
    Completing 20% with 4336 violations.
    elapsed time = 00:00:32, memory = 18171.80 (MB).
    Completing 30% with 4336 violations.
    elapsed time = 00:00:39, memory = 18171.80 (MB).
    Completing 40% with 9327 violations.
    elapsed time = 00:01:07, memory = 18188.04 (MB).
    Completing 50% with 9327 violations.
    elapsed time = 00:01:15, memory = 18188.04 (MB).
    Completing 60% with 9620 violations.
    elapsed time = 00:01:26, memory = 18188.04 (MB).
    Completing 70% with 12667 violations.
    elapsed time = 00:01:51, memory = 18202.73 (MB).
    Completing 80% with 12667 violations.
    elapsed time = 00:01:58, memory = 18202.73 (MB).
    Completing 90% with 16542 violations.
    elapsed time = 00:02:28, memory = 18218.72 (MB).
    Completing 100% with 16542 violations.
    elapsed time = 00:02:36, memory = 18218.72 (MB).
[INFO DRT-0199]   Number of violations = 28375.
[INFO DRT-0267] cpu time = 00:38:05, elapsed time = 00:02:38, memory = 18218.72 (MB), peak = 19270.52 (MB)
Total wire length = 8251167 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1380987 um.
Total wire length on LAYER met2 = 5644744 um.
Total wire length on LAYER met3 = 618821 um.
Total wire length on LAYER met4 = 579560 um.
Total wire length on LAYER met5 = 27054 um.
Total number of vias = 342898.
Up-via summary (total 342898):.

-------------------------
 FR_MASTERSLICE         0
            li1    145090
           met1    182050
           met2     12624
           met3      2950
           met4       184
-------------------------
                   342898


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 28303 violations.
    elapsed time = 00:00:08, memory = 18218.72 (MB).
    Completing 20% with 23787 violations.
    elapsed time = 00:00:33, memory = 18247.34 (MB).
    Completing 30% with 23787 violations.
    elapsed time = 00:00:40, memory = 18247.34 (MB).
    Completing 40% with 21517 violations.
    elapsed time = 00:01:06, memory = 18248.37 (MB).
    Completing 50% with 19714 violations.
    elapsed time = 00:01:15, memory = 18248.37 (MB).
    Completing 60% with 19714 violations.
    elapsed time = 00:01:23, memory = 18248.37 (MB).
    Completing 70% with 14793 violations.
    elapsed time = 00:01:48, memory = 18252.75 (MB).
    Completing 80% with 14793 violations.
    elapsed time = 00:01:56, memory = 18252.75 (MB).
    Completing 90% with 12047 violations.
    elapsed time = 00:02:23, memory = 18253.52 (MB).
    Completing 100% with 10190 violations.
    elapsed time = 00:02:31, memory = 18253.52 (MB).
[INFO DRT-0199]   Number of violations = 10192.
[INFO DRT-0267] cpu time = 00:37:37, elapsed time = 00:02:33, memory = 18253.52 (MB), peak = 19270.52 (MB)
Total wire length = 8240601 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1377618 um.
Total wire length on LAYER met2 = 5638814 um.
Total wire length on LAYER met3 = 617698 um.
Total wire length on LAYER met4 = 579487 um.
Total wire length on LAYER met5 = 26982 um.
Total number of vias = 341889.
Up-via summary (total 341889):.

-------------------------
 FR_MASTERSLICE         0
            li1    145056
           met1    180977
           met2     12749
           met3      2927
           met4       180
-------------------------
                   341889


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10192 violations.
    elapsed time = 00:00:00, memory = 18253.52 (MB).
    Completing 20% with 10005 violations.
    elapsed time = 00:00:15, memory = 18253.52 (MB).
    Completing 30% with 10005 violations.
    elapsed time = 00:00:15, memory = 18253.52 (MB).
    Completing 40% with 9769 violations.
    elapsed time = 00:00:29, memory = 18253.52 (MB).
    Completing 50% with 9733 violations.
    elapsed time = 00:00:30, memory = 18253.52 (MB).
    Completing 60% with 9733 violations.
    elapsed time = 00:00:30, memory = 18253.52 (MB).
    Completing 70% with 9460 violations.
    elapsed time = 00:00:45, memory = 18253.52 (MB).
    Completing 80% with 9460 violations.
    elapsed time = 00:00:45, memory = 18253.52 (MB).
    Completing 90% with 9049 violations.
    elapsed time = 00:01:00, memory = 18254.30 (MB).
    Completing 100% with 8917 violations.
    elapsed time = 00:01:01, memory = 18254.30 (MB).
[INFO DRT-0199]   Number of violations = 8917.
[INFO DRT-0267] cpu time = 00:14:18, elapsed time = 00:01:03, memory = 18254.30 (MB), peak = 19270.52 (MB)
Total wire length = 8235744 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1374962 um.
Total wire length on LAYER met2 = 5636815 um.
Total wire length on LAYER met3 = 617747 um.
Total wire length on LAYER met4 = 579219 um.
Total wire length on LAYER met5 = 26998 um.
Total number of vias = 340631.
Up-via summary (total 340631):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    179936
           met2     12554
           met3      2908
           met4       178
-------------------------
                   340631


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8907 violations.
    elapsed time = 00:00:00, memory = 18254.30 (MB).
    Completing 20% with 7375 violations.
    elapsed time = 00:00:25, memory = 18269.36 (MB).
    Completing 30% with 7375 violations.
    elapsed time = 00:00:25, memory = 18269.36 (MB).
    Completing 40% with 5419 violations.
    elapsed time = 00:00:46, memory = 18289.32 (MB).
    Completing 50% with 5419 violations.
    elapsed time = 00:00:46, memory = 18289.32 (MB).
    Completing 60% with 5272 violations.
    elapsed time = 00:00:51, memory = 18289.32 (MB).
    Completing 70% with 3887 violations.
    elapsed time = 00:01:15, memory = 18301.13 (MB).
    Completing 80% with 3887 violations.
    elapsed time = 00:01:15, memory = 18301.13 (MB).
    Completing 90% with 2132 violations.
    elapsed time = 00:01:42, memory = 18308.61 (MB).
    Completing 100% with 2132 violations.
    elapsed time = 00:01:42, memory = 18308.61 (MB).
[INFO DRT-0199]   Number of violations = 2132.
[INFO DRT-0267] cpu time = 00:15:30, elapsed time = 00:01:43, memory = 18308.61 (MB), peak = 19270.52 (MB)
Total wire length = 8235807 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367803 um.
Total wire length on LAYER met2 = 5638407 um.
Total wire length on LAYER met3 = 622971 um.
Total wire length on LAYER met4 = 579686 um.
Total wire length on LAYER met5 = 26938 um.
Total number of vias = 344327.
Up-via summary (total 344327):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182424
           met2     13712
           met3      2959
           met4       177
-------------------------
                   344327


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2132 violations.
    elapsed time = 00:00:00, memory = 18308.61 (MB).
    Completing 20% with 1737 violations.
    elapsed time = 00:00:10, memory = 18322.26 (MB).
    Completing 30% with 1737 violations.
    elapsed time = 00:00:10, memory = 18322.26 (MB).
    Completing 40% with 1504 violations.
    elapsed time = 00:00:20, memory = 18325.86 (MB).
    Completing 50% with 1467 violations.
    elapsed time = 00:00:21, memory = 18325.86 (MB).
    Completing 60% with 1467 violations.
    elapsed time = 00:00:21, memory = 18325.86 (MB).
    Completing 70% with 1057 violations.
    elapsed time = 00:00:37, memory = 18326.09 (MB).
    Completing 80% with 1057 violations.
    elapsed time = 00:00:37, memory = 18326.09 (MB).
    Completing 90% with 798 violations.
    elapsed time = 00:00:51, memory = 18326.34 (MB).
    Completing 100% with 730 violations.
    elapsed time = 00:00:52, memory = 18326.34 (MB).
[INFO DRT-0199]   Number of violations = 730.
[INFO DRT-0267] cpu time = 00:04:56, elapsed time = 00:00:52, memory = 18326.34 (MB), peak = 19270.52 (MB)
Total wire length = 8235848 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367468 um.
Total wire length on LAYER met2 = 5638508 um.
Total wire length on LAYER met3 = 623269 um.
Total wire length on LAYER met4 = 579663 um.
Total wire length on LAYER met5 = 26938 um.
Total number of vias = 344494.
Up-via summary (total 344494):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182536
           met2     13771
           met3      2955
           met4       177
-------------------------
                   344494


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 730 violations.
    elapsed time = 00:00:00, memory = 18326.34 (MB).
    Completing 20% with 668 violations.
    elapsed time = 00:00:06, memory = 18326.37 (MB).
    Completing 30% with 668 violations.
    elapsed time = 00:00:06, memory = 18326.37 (MB).
    Completing 40% with 543 violations.
    elapsed time = 00:00:13, memory = 18334.23 (MB).
    Completing 50% with 538 violations.
    elapsed time = 00:00:15, memory = 18334.23 (MB).
    Completing 60% with 538 violations.
    elapsed time = 00:00:15, memory = 18334.23 (MB).
    Completing 70% with 458 violations.
    elapsed time = 00:00:24, memory = 18335.52 (MB).
    Completing 80% with 458 violations.
    elapsed time = 00:00:24, memory = 18335.52 (MB).
    Completing 90% with 362 violations.
    elapsed time = 00:00:28, memory = 18335.52 (MB).
    Completing 100% with 357 violations.
    elapsed time = 00:00:30, memory = 18335.52 (MB).
[INFO DRT-0199]   Number of violations = 357.
[INFO DRT-0267] cpu time = 00:01:48, elapsed time = 00:00:30, memory = 18335.52 (MB), peak = 19270.52 (MB)
Total wire length = 8235814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367368 um.
Total wire length on LAYER met2 = 5638492 um.
Total wire length on LAYER met3 = 623306 um.
Total wire length on LAYER met4 = 579729 um.
Total wire length on LAYER met5 = 26917 um.
Total number of vias = 344549.
Up-via summary (total 344549):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182577
           met2     13782
           met3      2958
           met4       177
-------------------------
                   344549


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 357 violations.
    elapsed time = 00:00:00, memory = 18335.52 (MB).
    Completing 20% with 332 violations.
    elapsed time = 00:00:04, memory = 18335.52 (MB).
    Completing 30% with 332 violations.
    elapsed time = 00:00:04, memory = 18335.52 (MB).
    Completing 40% with 286 violations.
    elapsed time = 00:00:10, memory = 18335.73 (MB).
    Completing 50% with 280 violations.
    elapsed time = 00:00:11, memory = 18335.73 (MB).
    Completing 60% with 280 violations.
    elapsed time = 00:00:11, memory = 18335.73 (MB).
    Completing 70% with 236 violations.
    elapsed time = 00:00:16, memory = 18335.73 (MB).
    Completing 80% with 236 violations.
    elapsed time = 00:00:16, memory = 18335.73 (MB).
    Completing 90% with 159 violations.
    elapsed time = 00:00:18, memory = 18335.73 (MB).
    Completing 100% with 142 violations.
    elapsed time = 00:00:19, memory = 18335.73 (MB).
[INFO DRT-0199]   Number of violations = 142.
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:19, memory = 18335.73 (MB), peak = 19270.52 (MB)
Total wire length = 8235818 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367338 um.
Total wire length on LAYER met2 = 5638442 um.
Total wire length on LAYER met3 = 623345 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344543.
Up-via summary (total 344543):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182570
           met2     13782
           met3      2959
           met4       177
-------------------------
                   344543


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 142 violations.
    elapsed time = 00:00:00, memory = 18335.73 (MB).
    Completing 20% with 118 violations.
    elapsed time = 00:00:07, memory = 18335.73 (MB).
    Completing 30% with 118 violations.
    elapsed time = 00:00:07, memory = 18335.73 (MB).
    Completing 40% with 106 violations.
    elapsed time = 00:00:13, memory = 18335.73 (MB).
    Completing 50% with 97 violations.
    elapsed time = 00:00:13, memory = 18335.73 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:00:13, memory = 18335.73 (MB).
    Completing 70% with 91 violations.
    elapsed time = 00:00:17, memory = 18335.73 (MB).
    Completing 80% with 91 violations.
    elapsed time = 00:00:17, memory = 18335.73 (MB).
    Completing 90% with 79 violations.
    elapsed time = 00:00:20, memory = 18335.73 (MB).
    Completing 100% with 78 violations.
    elapsed time = 00:00:20, memory = 18335.73 (MB).
[INFO DRT-0199]   Number of violations = 78.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:21, memory = 18335.73 (MB), peak = 19270.52 (MB)
Total wire length = 8235831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367395 um.
Total wire length on LAYER met2 = 5638443 um.
Total wire length on LAYER met3 = 623302 um.
Total wire length on LAYER met4 = 579774 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344536.
Up-via summary (total 344536):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182565
           met2     13779
           met3      2960
           met4       177
-------------------------
                   344536


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 78 violations.
    elapsed time = 00:00:00, memory = 18335.73 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:05, memory = 18335.95 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:05, memory = 18335.95 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:07, memory = 18335.95 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:08, memory = 18335.95 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:08, memory = 18335.95 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:11, memory = 18335.95 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:11, memory = 18335.95 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:12, memory = 18335.95 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:13, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 24.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:13, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235809 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367342 um.
Total wire length on LAYER met2 = 5638440 um.
Total wire length on LAYER met3 = 623332 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344543.
Up-via summary (total 344543):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182563
           met2     13788
           met3      2960
           met4       177
-------------------------
                   344543


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:03, memory = 18335.95 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:03, memory = 18335.95 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:03, memory = 18335.95 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:05, memory = 18335.95 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:05, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235791 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367289 um.
Total wire length on LAYER met2 = 5638437 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344541.
Up-via summary (total 344541):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182555
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344541


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235793 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367291 um.
Total wire length on LAYER met2 = 5638436 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344543.
Up-via summary (total 344543):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182557
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344543


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 18335.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 18335.95 (MB), peak = 19270.52 (MB)
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0198] Complete detail routing.
Total wire length = 8235794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1367294 um.
Total wire length on LAYER met2 = 5638434 um.
Total wire length on LAYER met3 = 623371 um.
Total wire length on LAYER met4 = 579776 um.
Total wire length on LAYER met5 = 26916 um.
Total number of vias = 344544.
Up-via summary (total 344544):.

-------------------------
 FR_MASTERSLICE         0
            li1    145055
           met1    182558
           met2     13794
           met3      2960
           met4       177
-------------------------
                   344544


[INFO DRT-0267] cpu time = 01:55:23, elapsed time = 00:10:30, memory = 18335.95 (MB), peak = 19270.52 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 13:39.81[h:]min:sec. Average CPU: 907%. Peak memory: 19733016KB.
