{
	"route__net": 135,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 44,
	"route__wirelength__iter:1": 8900,
	"route__drc_errors__iter:2": 2,
	"route__wirelength__iter:2": 8875,
	"route__drc_errors__iter:3": 2,
	"route__wirelength__iter:3": 8870,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 8871,
	"route__drc_errors": 0,
	"route__wirelength": 8871,
	"route__vias": 618,
	"route__vias__singlecut": 618,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 265371,
	"design__core__area": 248203,
	"design__instance__count": 1612,
	"design__instance__area": 126489,
	"design__instance__count__stdcell": 1611,
	"design__instance__area__stdcell": 2974.1,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 123515,
	"design__instance__utilization": 0.509621,
	"design__instance__utilization__stdcell": 0.0238524,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 578,
	"design__instance__count__class:tap_cell": 1501,
	"design__instance__count__class:antenna_cell": 17,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 25,
	"design__instance__count__class:inverter": 25,
	"design__instance__count__class:sequential_cell": 24,
	"design__instance__count__class:multi_input_combinational_cell": 15,
	"flow__warnings__count": 22,
	"flow__errors__count": 0
}