
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191834                       # Simulator instruction rate (inst/s)
host_mem_usage                              201542928                       # Number of bytes of host memory used
host_op_rate                                   219332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 76061.61                       # Real time elapsed on the host
host_tick_rate                               13970246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14591168336                       # Number of instructions simulated
sim_ops                                   16682724558                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062599                       # Number of seconds simulated
sim_ticks                                1062599461109                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  206                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  239                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  167                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4440307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8879987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    37.614342                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      177065690                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    470739828                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3096071                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    402984164                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     22773971                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     22783227                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         9256                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      518570378                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       33211622                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        812721570                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       788568096                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3094413                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         494354557                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    200822355                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     30477747                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    169925186                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2866745562                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3264489926                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2525833704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.292441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.398548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1572363164     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    407130401     16.12%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    124453792      4.93%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     75064785      2.97%     86.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     46907536      1.86%     88.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     35451832      1.40%     89.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     33689431      1.33%     90.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     29950408      1.19%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    200822355      7.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2525833704                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     30593682                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2710657288                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            641834579                       # Number of loads committed
system.switch_cpus0.commit.membars           37249856                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1791615136     54.88%     54.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     61120247      1.87%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     56313954      1.73%     58.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     37250671      1.14%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     15329991      0.47%     60.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     50795955      1.56%     61.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     61128633      1.87%     63.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      8553692      0.26%     63.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     53032777      1.62%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      3386260      0.10%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    641834579     19.66%     85.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    484128031     14.83%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3264489926                       # Class of committed instruction
system.switch_cpus0.commit.refs            1125962610                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        502908895                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2866745562                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3264489926                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.888883                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.888883                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1891256755                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1678                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    175783528                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3464398561                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       154313584                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        381693826                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3144993                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         5019                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    117790048                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          518570378                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        368721812                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2173996535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       692550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3082575693                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6293302                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.203505                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    371055998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    233051283                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.209707                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2548199208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.373842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.724216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1897337365     74.46%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        89783583      3.52%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        60043294      2.36%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        57021030      2.24%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        55919133      2.19%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        33067476      1.30%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        37251564      1.46%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34838391      1.37%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       282937372     11.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2548199208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4244000                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       507674525                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.340573                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1214388965                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         491067306                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      130825992                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    671423176                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     30586127                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        15091                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    496623530                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3434051542                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    723321659                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5963608                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3416047902                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1850466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     89377861                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3144993                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     91672065                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     50297354                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2091                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        81946                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     55316675                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     29588572                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     12495472                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        81946                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1759567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2484433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3317323819                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3359084206                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1999406694                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.318218                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3359675005                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3486898489                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2088819839                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.125008                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.125008                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1837677190     53.70%     53.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     61151736      1.79%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     59727084      1.75%     57.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     37251809      1.09%     58.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     16732679      0.49%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     52440133      1.53%     60.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     61128655      1.79%     62.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     10239260      0.30%     62.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     65584826      1.92%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3386260      0.10%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    723725359     21.15%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    492966452     14.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3422011510                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85184132                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.024893                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4966486      5.83%      5.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         11504      0.01%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          130      0.00%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6573181      7.72%     13.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      4359084      5.12%     18.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1672593      1.96%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      34390946     40.37%     61.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     33210207     38.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2886699341                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8262024180                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2815506991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2896855939                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3403465412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3422011510                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     30586130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    169561475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        25961                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       108383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    325383058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2548199208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.342914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.991785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1380166836     54.16%     54.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    392589747     15.41%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    227370088      8.92%     78.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    155776764      6.11%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    138440310      5.43%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     88455235      3.47%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     83457576      3.28%     96.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     44972792      1.76%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     36969860      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2548199208                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.342913                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     620496237                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1215408141                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    543577215                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    706838575                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     46142801                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     54714851                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    671423176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    496623530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5412501338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     351283064                       # number of misc regfile writes
system.switch_cpus0.numCycles              2548200146                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      246538364                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3485804665                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      43145223                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       214362786                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     108772190                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        60124                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6581744822                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3445087169                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3712153961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        437802802                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      58213132                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3144993                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    286891359                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       226349167                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3462414155                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1359458902                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     41674924                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        664408261                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     30586140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    778211690                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5759423783                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         6891201770                       # The number of ROB writes
system.switch_cpus0.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       643147199                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      405470453                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    77.759695                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      175339664                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    225489135                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3504881                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    460553828                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     26361231                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     26367712                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         6481                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      582120033                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       34530210                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        865899552                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       837786395                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3503560                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         556073949                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    192982334                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     35294748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    177867491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2818349198                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3199877062                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2524783370                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.267387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.384211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1606145527     63.62%     63.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    383226731     15.18%     78.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    108020335      4.28%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     76986974      3.05%     86.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     61504191      2.44%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     27931665      1.11%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     35784313      1.42%     91.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     32201300      1.28%     92.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    192982334      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2524783370                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     31507575                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2586623049                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            632745732                       # Number of loads committed
system.switch_cpus1.commit.membars           39215717                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1794810855     56.09%     56.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     11805113      0.37%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     65218089      2.04%     58.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     43138027      1.35%     59.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     17753657      0.55%     60.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     58824109      1.84%     62.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     70791380      2.21%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      9906355      0.31%     64.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     61418328      1.92%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3921447      0.12%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    632745732     19.77%     86.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    429543970     13.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3199877062                       # Class of committed instruction
system.switch_cpus1.commit.refs            1062289702                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        499564285                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2818349198                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3199877062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.904146                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.904146                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1877304903                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    174186903                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3410624595                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       166472649                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        401137760                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3517654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4096                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     99766453                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          582120033                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        371918219                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2170230875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       860291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3044513477                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        7037950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.228444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    374449514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    236231105                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.194770                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2548199423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.351417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.688597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1906327631     74.81%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        78652679      3.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        56292651      2.21%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        64212802      2.52%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        68338955      2.68%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        30159295      1.18%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        42903500      1.68%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        32265843      1.27%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       269046067     10.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2548199423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4830827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       570083484                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.305388                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1123184007                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         436511943                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19919961                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    660998325                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     35419650                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        43301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    439922093                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3377721882                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    686672064                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7008004                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3326389999                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents           211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     39052448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3517654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     39052491                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          333                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     15967810                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        18983                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     27926679                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28252590                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     10378122                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        18983                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      2044620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2786207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3299907049                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3296924334                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.590074                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1947189232                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.293825                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3297440610                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3166953183                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1979515859                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.106016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.106016                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          127      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1840732057     55.22%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     11805635      0.35%     55.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     69170898      2.08%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     43139391      1.29%     58.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     19377592      0.58%     59.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     60729273      1.82%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     70791399      2.12%     63.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     11858942      0.36%     63.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     75962193      2.28%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3921447      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    687105532     20.61%     86.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    438803514     13.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3333398006                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           65153371                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019546                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4377606      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          185      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      8336240     12.79%     19.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      5047529      7.75%     27.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv           16      0.00%     27.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1938170      2.97%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      19002677     29.17%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     26450906     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2802826847                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8111947360                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2751830499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2831589637                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3342302231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3333398006                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     35419651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    177844812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3017                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       124903                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    357684791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2548199423                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.308139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.025033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1452853834     57.01%     57.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    354900638     13.93%     70.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    204609438      8.03%     78.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    137036024      5.38%     84.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    141543990      5.55%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     82066966      3.22%     93.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     86361008      3.39%     96.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     47126618      1.85%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     41700907      1.64%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2548199423                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.308138                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     595724403                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1168204460                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    545093835                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    723995757                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     16178941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23529086                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    660998325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    439922093                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5077623811                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     406809657                       # number of misc regfile writes
system.switch_cpus1.numCycles              2548200146                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       63389974                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3508056918                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      22971932                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       220629726                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     162927773                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents       161306                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6466208289                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3389630806                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3751423331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        446635042                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         51509                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3517654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    267151504                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       243366401                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3168004241                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1546875519                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     48377718                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        568480967                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     35419654                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    841181821                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5709542482                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6778905661                       # The number of ROB writes
system.switch_cpus1.timesIdled                      9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       688607779                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      441356790                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    90.900067                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      229604606                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    252590139                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      2588258                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    436984941                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     18694006                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     18951346                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       257340                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      580504023                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       51619509                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          344                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        988267659                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       968761347                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      2502133                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         560255277                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    205117389                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     24614801                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    131296213                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   3000441787                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3475084618                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2531117374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.372945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.454563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1593504265     62.96%     62.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    290985112     11.50%     74.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    187819120      7.42%     81.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     62286609      2.46%     84.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     86559650      3.42%     87.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     30730584      1.21%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     38031708      1.50%     90.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     36082937      1.43%     91.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    205117389      8.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2531117374                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     49322299                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2916017309                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            651974022                       # Number of loads committed
system.switch_cpus2.commit.membars           27349315                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2004775196     57.69%     57.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    103870659      2.99%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     45482534      1.31%     61.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     30084900      0.87%     62.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     12381532      0.36%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     41024502      1.18%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     49370000      1.42%     65.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      6908549      0.20%     66.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     42832514      1.23%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2734848      0.08%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       170928      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    651974022     18.76%     86.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    483474434     13.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3475084618                       # Class of committed instruction
system.switch_cpus2.commit.refs            1135448456                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        406752552                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         3000441787                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3475084618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.849275                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849275                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1598007638                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred        86139                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    228892202                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3631550124                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       320347554                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        546106935                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       2551781                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts       328155                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     81183953                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          580504023                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        483530621                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2060116599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       597368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3171012990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        5275812                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.227809                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    485443263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    299918121                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.244413                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2548197871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.436330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.665389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1808302128     70.96%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        90520951      3.55%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       105606652      4.14%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        64441589      2.53%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       106390496      4.18%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        49331179      1.94%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        30994822      1.22%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        34073464      1.34%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       258536590     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2548197871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   2275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2954350                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       569939822                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.407483                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1200095087                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         488199241                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       18623020                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    672885351                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     24702721                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        21403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    491975716                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3606356252                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    711895846                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4048013                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3586548240                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1013717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     13489888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2551781                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     14522985                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1858                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     73028861                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2089                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        78234                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     40986556                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     20911318                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      8501280                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        78234                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1393207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1561143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3460943455                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3543796313                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600200                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2077258441                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.390706                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3544479713                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3901509288                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2304931341                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.177475                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177475                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2037563508     56.75%     56.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    103901264      2.89%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     48238389      1.34%     60.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     30085957      0.84%     61.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     13036171      0.36%     62.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     42351302      1.18%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     49370013      1.37%     64.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      8269311      0.23%     64.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     52967402      1.48%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2734848      0.08%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       170931      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    712079615     19.83%     86.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    489827547     13.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3590596258                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           86350838                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024049                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6890286      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       5433069      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          116      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      5058669      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      3187757      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           10      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1351371      1.56%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      32064002     37.13%     62.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     32365558     37.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3172315133                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8832608457                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3105206245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3171670059                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3581653530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3590596258                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     24702722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    131271607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        17348                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        87921                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    264765446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2548197871                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.409073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.973792                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1308077681     51.33%     51.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    386104959     15.15%     66.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    270508841     10.62%     77.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    183103788      7.19%     84.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    157401951      6.18%     90.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     91347399      3.58%     94.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     71974074      2.82%     96.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     41460414      1.63%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     38218764      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2548197871                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.409072                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     504631963                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    983150111                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    438590068                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    566035618                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     33932843                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     20573771                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    672885351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    491975716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5059249029                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     283710558                       # number of misc regfile writes
system.switch_cpus2.numCycles              2548200146                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       42577696                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3773839461                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      28081386                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       360856118                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     130647330                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        67430                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6735345901                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3615778683                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3952211619                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        586125704                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     228539367                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       2551781                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    444385475                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       178372116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3888178797                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1111701087                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     33658647                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        428681952                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     24702879                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    626905708                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5932378645                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7229846368                       # The number of ROB writes
system.switch_cpus2.timesIdled                     15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       519381509                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      327403412                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          968                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26055781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52111564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2183                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4414033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2491746                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1947929                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4414035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6667309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6652988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13320297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13320297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    444237824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    443065344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    887303168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               887303168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4440312                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4440312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4440312                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16486466298                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16439147458                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42365371693                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     84154496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     81098624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    119227008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         284489856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    159747968                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      159747968                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       657457                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       633583                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       931461                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2222577                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1248031                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1248031                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     79196818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     76320972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    112203151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            267730096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     150336956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           150336956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     150336956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     79196818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     76320972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    112203151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           418067052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2496062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1314486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1266770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1862155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000129279144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       139876                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       139876                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8107879                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2358582                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2222578                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1248031                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4445156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2496062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           270937                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           253206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           268912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           284326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           302807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           302289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           284145                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           281104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           250742                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           229473                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          258786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          268384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          292311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          294048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          296566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          305527                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           144048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           128804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           140732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           149514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           165658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           176814                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           166118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           162654                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           142624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           128864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          144328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          156176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          171669                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          169718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          175156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          173168                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                123117800959                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               22217815000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           206434607209                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    27707.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46457.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2233919                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1143030                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4445156                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2496062                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2073597                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2088497                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 144546                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 130135                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3629                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   3078                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                114513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                116742                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                138570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                139661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                141295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                141244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                141353                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                141222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                141141                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                141191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                141261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                141609                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                142999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                146016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                144248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                140261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                140011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                139963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2631                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3562652                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.663878                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.743011                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.580411                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       244725      6.87%      6.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3291201     92.38%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        26099      0.73%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          448      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           59      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           51      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3562652                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       139876                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.767816                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.129011                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.216634                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             39      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           573      0.41%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         2977      2.13%      2.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         8527      6.10%      8.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        15641     11.18%     19.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        21131     15.11%     34.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        22806     16.30%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20602     14.73%     65.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        16514     11.81%     77.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        11953      8.55%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         8043      5.75%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         4913      3.51%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2833      2.03%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1642      1.17%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          845      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          440      0.31%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          215      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          102      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           45      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           24      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       139876                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       139876                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.844698                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.815096                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.027484                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           23031     16.47%     16.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1807      1.29%     17.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          101766     72.75%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2097      1.50%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           10265      7.34%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             202      0.14%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             664      0.47%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              34      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       139876                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             284388032                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 101952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              159746880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              284489984                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           159747968                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      267.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      150.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   267.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   150.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.27                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599423352                       # Total gap between requests
system.mem_ctrls0.avgGap                    306170.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     84127104                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     81073280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    119177920                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    159746880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2409.186239684530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 79171039.586448997259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3493.320047542569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 76297121.321129322052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3252.401423574116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 112156955.053993672132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 150335931.690834343433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1314916                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1267166                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1862922                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2496062                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1807240                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  61118421502                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2746850                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  58706966639                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      3613536                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  86601051442                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24715221923414                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     45181.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     46480.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     47359.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     46329.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     66917.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     46486.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9901685.91                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         12673678500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6736200900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15678261900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6586089660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    430879716960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     45192105120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      601626588480                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       566.183788                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 113756492519                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 913360508590                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12763706760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6784063440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16048763640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6443265240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    433833092160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     42705058080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      602458484760                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       566.966676                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 107283857964                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 919833143145                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     84045952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     81011840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    118802304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         283869952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    159195520                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      159195520                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       656609                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       632905                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       928143                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2217734                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1243715                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1243715                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     79094668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     76239301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    111803467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            267146712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            9275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     149817053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           149817053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     149817053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     79094668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     76239301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    111803467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           416963765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2487430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1312790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1265388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1855457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000150385182                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       139403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       139403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8089305                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2350370                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2217734                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1243715                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4435468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2487430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1679                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           269154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           251790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           271837                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           282242                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           300640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           302035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           285495                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           281051                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           250168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           229178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          258491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          267938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          292299                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          294037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          294137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          303297                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           142550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           127604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           142702                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           149304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           165040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           177106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           166946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           163452                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           140974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           127906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          143751                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          153734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          171826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          170672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          171662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          172170                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                122871680986                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22168945000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           206005224736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    27712.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46462.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2228743                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1138715                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4435468                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2487430                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2069615                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2084354                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 143686                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 129405                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3589                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   3075                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     29                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                113911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                116235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                138075                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                139175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                140802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                140743                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                140729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                140693                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                140686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                140742                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                140824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                141178                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                142550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                145541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                143748                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                139817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                139563                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                139489                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    93                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3553724                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.645376                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.734113                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.419894                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       243991      6.87%      6.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3283567     92.40%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        25552      0.72%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          476      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           37      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           40      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3553724                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       139403                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     31.805363                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.132565                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.330611                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-3              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             40      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           561      0.40%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         3185      2.28%      2.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         8535      6.12%      8.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        15858     11.38%     20.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        20639     14.81%     35.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        22318     16.01%     51.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        20401     14.63%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        16536     11.86%     77.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        12035      8.63%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         7969      5.72%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         4890      3.51%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2989      2.14%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1679      1.20%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          886      0.64%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          467      0.33%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          203      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          102      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           59      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           26      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       139403                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       139403                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.843224                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.813640                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.026858                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           23009     16.51%     16.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1911      1.37%     17.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          101138     72.55%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2235      1.60%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           10225      7.33%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             226      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             618      0.44%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              12      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              26      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       139403                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             283762496                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 107456                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              159193536                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              283869952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           159195520                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      267.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      149.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   267.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   149.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.26                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599387490                       # Total gap between requests
system.mem_ctrls1.avgGap                    306981.09                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     84018560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     80984832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    118749248                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    159193536                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3493.320047542569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 79068890.089886367321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2650.104863652984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 76213883.936548218131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 3131.942111589889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 111753536.818158492446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 149815186.085126519203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1313218                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1265810                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1856286                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2487430                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2993918                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  61007588609                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1912876                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  58587093340                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2738234                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  86402897759                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24705805516095                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     51619.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     46456.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     43474.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     46284.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     52658.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     46546.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9932261.62                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12618436320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6706842780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15633351300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6539067900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    430509821730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     45503594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      601391649870                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       565.962690                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 114568022078                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 912548979031                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         12755195880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6779539800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16023902160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6445154880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    434202158040                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     42394252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      602480738520                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       566.987619                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 106470280279                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 920646720830                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   937400538891                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062599461109                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1939551429                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    483530547                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2423081976                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1939551429                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    483530547                       # number of overall hits
system.cpu2.icache.overall_hits::total     2423081976                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          862                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           73                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           935                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          862                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           73                       # number of overall misses
system.cpu2.icache.overall_misses::total          935                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      7468470                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7468470                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      7468470                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7468470                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1939552291                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    483530620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2423082911                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1939552291                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    483530620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2423082911                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 102307.808219                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7987.668449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 102307.808219                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7987.668449                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu2.icache.writebacks::total              292                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6008970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6008970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6008970                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6008970                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 111277.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 111277.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 111277.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 111277.222222                       # average overall mshr miss latency
system.cpu2.icache.replacements                   292                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1939551429                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    483530547                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2423081976                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          862                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           73                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          935                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      7468470                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7468470                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1939552291                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    483530620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2423082911                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 102307.808219                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7987.668449                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6008970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6008970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 111277.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 111277.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2423082892                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              916                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs              2645287                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   595.894494                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    28.032650                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.954959                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.044924                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      94500234445                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     94500234445                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    696374886                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    999602134                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1695977020                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    696374886                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    999602134                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1695977020                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7064489                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     38420784                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      45485273                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7064489                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     38420784                       # number of overall misses
system.cpu2.dcache.overall_misses::total     45485273                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1301983796304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1301983796304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1301983796304                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1301983796304                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    703439375                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1038022918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1741462293                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    703439375                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1038022918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1741462293                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010043                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037013                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026119                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010043                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037013                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026119                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 33887.486427                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28624.293325                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 33887.486427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28624.293325                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        58555                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4814                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1870                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             40                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    31.312834                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   120.350000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9763952                       # number of writebacks
system.cpu2.dcache.writebacks::total          9763952                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     27594070                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     27594070                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     27594070                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     27594070                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10826714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10826714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10826714                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10826714                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 277794578847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 277794578847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 277794578847                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 277794578847                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.010430                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006217                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.010430                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006217                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25658.254097                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25658.254097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25658.254097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25658.254097                       # average overall mshr miss latency
system.cpu2.dcache.replacements              17891165                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    399402774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    540920867                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      940323641                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6617204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     38242252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44859456                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1287739217880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1287739217880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    406019978                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    579163119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    985183097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.016298                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.066030                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 33673.205696                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28706.081899                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     27473360                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     27473360                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     10768892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10768892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 275038376901                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 275038376901                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.018594                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010931                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25540.081273                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25540.081273                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    296972112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    458681267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     755653379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       447285                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       178532                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       625817                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  14244578424                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14244578424                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    297419397                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    458859799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    756279196                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001504                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000827                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 79787.256201                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22761.571552                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       120710                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       120710                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        57822                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        57822                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   2756201946                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2756201946                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 47667.011622                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47667.011622                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     15530544                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     24614588                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     40145132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           96                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          286                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     16474836                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16474836                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     15530640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     24614874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     40145514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 57604.321678                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43127.842932                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1270182                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1270182                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10411.327869                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10411.327869                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     15530640                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     24614634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     40145274                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     15530640                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     24614634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     40145274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1794158847                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         17891421                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           100.280400                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   138.654870                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   117.344449                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.541621                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.458377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      58313990013                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     58313990013                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400538891                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599461109                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1966489136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    368721744                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2335210880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1966489136                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    368721744                       # number of overall hits
system.cpu0.icache.overall_hits::total     2335210880                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          888                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           68                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           956                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          888                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           68                       # number of overall misses
system.cpu0.icache.overall_misses::total          956                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6729963                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6729963                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6729963                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6729963                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1966490024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    368721812                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2335211836                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1966490024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    368721812                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2335211836                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 98970.044118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7039.710251                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 98970.044118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7039.710251                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu0.icache.writebacks::total              313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5009421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5009421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5009421                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5009421                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102233.081633                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102233.081633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102233.081633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102233.081633                       # average overall mshr miss latency
system.cpu0.icache.replacements                   313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1966489136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    368721744                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2335210880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           68                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          956                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6729963                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6729963                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1966490024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    368721812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2335211836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 98970.044118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7039.710251                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5009421                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5009421                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 102233.081633                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102233.081633                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.960446                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2335211817                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              937                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2492221.789755                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   598.887191                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    25.073255                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.959755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.040181                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      91073262541                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     91073262541                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    736408138                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1024268314                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1760676452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    736408138                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1024268314                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1760676452                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6900660                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     23964421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      30865081                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6900660                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     23964421                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30865081                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 739925354554                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 739925354554                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 739925354554                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 739925354554                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    743308798                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1048232735                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1791541533                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    743308798                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1048232735                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1791541533                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009284                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.022862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009284                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.022862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017228                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 30875.995483                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23972.895278                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 30875.995483                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23972.895278                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        38471                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        31390                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            207                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.056853                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   151.642512                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6118123                       # number of writebacks
system.cpu0.dcache.writebacks::total          6118123                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     14918504                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14918504                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     14918504                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14918504                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9045917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9045917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9045917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9045917                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 209160854511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 209160854511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 209160854511                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 209160854511                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008630                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008630                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23122.128416                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23122.128416                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23122.128416                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23122.128416                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15948729                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    419357305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    570675693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      990032998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6228116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     23906552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30134668                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 738626180685                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 738626180685                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    425585421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    594582245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1020167666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.040207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 30896.391110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24510.845140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     14872375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14872375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9034177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9034177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 208916230635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 208916230635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.015194                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23125.098239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23125.098239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    317050833                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    453592621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     770643454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       672544                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        57869                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       730413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1299173869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1299173869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    317723377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    453650490                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    771373867                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 22450.256078                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1778.683935                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        46129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        46129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        11740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    244623876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    244623876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20836.786712                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20836.786712                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19902563                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     30477497                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     50380060                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2076                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          334                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      9985482                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9985482                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19904639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     30477831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     50382470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 29896.652695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4143.353527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          334                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          334                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      9706926                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9706926                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 29062.652695                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29062.652695                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19904639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     30477541                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     50382180                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19904639                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     30477541                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     50382180                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1877387677                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15948985                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           117.712047                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   143.996768                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   112.002551                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.562487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.437510                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      60569746841                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     60569746841                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400538891                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599461109                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204420                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    371918146                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2372122566                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204420                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    371918146                       # number of overall hits
system.cpu1.icache.overall_hits::total     2372122566                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           947                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total          947                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6931373                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6931373                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6931373                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6931373                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205294                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    371918219                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2372123513                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205294                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    371918219                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2372123513                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 94950.315068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7319.295671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 94950.315068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7319.295671                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu1.icache.writebacks::total              301                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5112003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5112003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5112003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5112003                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100235.352941                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100235.352941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100235.352941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100235.352941                       # average overall mshr miss latency
system.cpu1.icache.replacements                   301                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204420                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    371918146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2372122566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          947                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6931373                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6931373                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    371918219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2372123513                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 94950.315068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7319.295671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5112003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5112003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 100235.352941                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100235.352941                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.968750                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2372123491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              925                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2564457.828108                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   596.982355                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    26.986395                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.956702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.043247                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      92512817932                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     92512817932                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    674389410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    985641984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1660031394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    674389410                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    985641984                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1660031394                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4691898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     20013618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      24705516                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4691898                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     20013618                       # number of overall misses
system.cpu1.dcache.overall_misses::total     24705516                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 660618134042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 660618134042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 660618134042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 660618134042                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    679081308                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1005655602                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1684736910                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    679081308                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1005655602                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1684736910                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014664                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014664                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 33008.431261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26739.701937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 33008.431261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26739.701937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        36154                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2740                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              356                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.556180                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.481481                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4628124                       # number of writebacks
system.cpu1.dcache.writebacks::total          4628124                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     13831201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13831201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     13831201                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13831201                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      6182417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6182417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      6182417                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6182417                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 175425833484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 175425833484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 175425833484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 175425833484                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006148                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003670                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006148                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003670                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 28374.959742                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28374.959742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 28374.959742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28374.959742                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10874283                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    384346165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    591402070                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      975748235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3939738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     20004071                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23943809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 660077633745                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 660077633745                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    388285903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    611406141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    999692044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010146                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023951                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 32997.165114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27567.778951                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     13823668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13823668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6180403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6180403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 175319277474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 175319277474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 28366.965305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28366.965305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    290043245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    394239914                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     684283159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9547                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       761707                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    540500297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    540500297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    290795405                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    394249461                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    685044866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002587                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 56614.674453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   709.590823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7533                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7533                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    106556010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    106556010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 52907.651440                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52907.651440                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22685142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     35294482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     57979624                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          356                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          455                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     14947365                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14947365                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     35294838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     57980079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 41986.980337                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32851.351648                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          231                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          231                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1289781                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1289781                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10318.248000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10318.248000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22685241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     35294509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     57979750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     35294509                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     57979750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1786865307                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10874539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.316419                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   147.896968                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   108.102344                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.577723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.422275                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      57633170187                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     57633170187                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      7732184                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4916054                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8967232                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21615471                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      7732184                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4916054                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8967232                       # number of overall hits
system.l2.overall_hits::total                21615471                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1314067                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1266488                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1859604                       # number of demand (read+write) misses
system.l2.demand_misses::total                4440312                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1314067                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1266488                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1859604                       # number of overall misses
system.l2.overall_misses::total               4440312                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4946454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 128693337789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5046951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 123876276387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      5931825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 183060809082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     435646348488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4946454                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 128693337789                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5046951                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 123876276387                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      5931825                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 183060809082                       # number of overall miss cycles
system.l2.overall_miss_latency::total    435646348488                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9046251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6182542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10826836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26055783                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9046251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6182542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10826836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26055783                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.145261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.204849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.171759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170416                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.145261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.204849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.171759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170416                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 100948.040816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 97935.141655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 98959.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 97810.856784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 111921.226415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 98440.748182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98111.652624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 100948.040816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 97935.141655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 98959.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 97810.856784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 111921.226415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 98440.748182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98111.652624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2491746                       # number of writebacks
system.l2.writebacks::total                   2491746                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1314067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1266488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1859604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4440312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1314067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1266488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1859604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4440312                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4528958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 117459487843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4609908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 113048494909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      5479726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 167165371813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 397687973157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4528958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 117459487843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4609908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 113048494909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      5479726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 167165371813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 397687973157                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.145261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.204849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.171759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.145261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.204849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.171759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92427.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 89386.224479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90390.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 89261.402326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103391.056604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 89892.994322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89563.069703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92427.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 89386.224479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90390.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 89261.402326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103391.056604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 89892.994322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89563.069703                       # average overall mshr miss latency
system.l2.replacements                        4441018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11282421                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11282421                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11282421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11282421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              154                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          154                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          154                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          840                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           840                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        10773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        33576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45316                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        24247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26277                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     89391039                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     96308652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   2382740085                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2568439776                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        11745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        57823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.082759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.522469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.419331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.367033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91966.089506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 91028.971645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 98269.480142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97744.787304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        24247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     81088674                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     87273507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2175563656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2343925837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.082759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.522469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.419331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83424.561728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82489.137051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 89725.065204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89200.663584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4946454                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5046951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      5931825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15925230                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 100948.040816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 98959.823529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 111921.226415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104086.470588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4528958                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4609908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      5479726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14618592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 92427.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 90390.352941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 103391.056604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95546.352941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7721411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      4915087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      8933656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21570154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1313095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1265430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1835357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4413882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 128603946750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 123779967735                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 180678068997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 433061983482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9034506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6180517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data     10769013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25984036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.145342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.204745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.170429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97939.560161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97816.526979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98443.010813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98113.629563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1313095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1265430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1835357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4413882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 117378399169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 112961221402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 164989808157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 395329428728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.145342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.204745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.170429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89390.637516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 89267.064478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 89895.212843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89565.019801                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    68433319                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4473786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.296512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.809750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      776.668002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      567.923812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      941.969958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.261395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  9638.234507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.282339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  8338.834348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.265059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 12493.750830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.023702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.028747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.294136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.254481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.381279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 838210554                       # Number of tag accesses
system.l2.tags.data_accesses                838210554                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25984188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13774167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16722478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71593                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           154                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25984036                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27138749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     18547626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     32480508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78167345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1562533888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1094375936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2122360320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4779309568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4441018                       # Total snoops (count)
system.tol2bus.snoopTraffic                 318943488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30496801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30493650     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3151      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30496801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        40549857288                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            112590                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18874605814                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102165                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       12902524964                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       22584909575                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
