{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1508259814804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508259814804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2Gen1x1If64 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"DE2Gen1x1If64\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508259815104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508259815227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508259815227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508259816033 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508259816486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508259816486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508259816486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508259816486 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508259816486 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508259816547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508259816547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508259816547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508259816547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508259816547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508259816547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508259816568 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1508259822055 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "268 268 " "No exact pin location assignment(s) for 268 pins of 268 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1508259824424 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE2Gen1x1If64.sdc " "Reading SDC File: '../constr/DE2Gen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508259827092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 2 CLK1_50 port " "Ignored filter at DE2Gen1x1If64.sdc(2): CLK1_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK1_50 -period 20 \[get_ports \{CLK1_50\}\] " "create_clock -name CLK1_50 -period 20 \[get_ports \{CLK1_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827161 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 3 CLK2_50 port " "Ignored filter at DE2Gen1x1If64.sdc(3): CLK2_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK2_50 -period 20 \[get_ports \{CLK2_50\}\] " "create_clock -name CLK2_50 -period 20 \[get_ports \{CLK2_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827161 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 4 CLK3_50 port " "Ignored filter at DE2Gen1x1If64.sdc(4): CLK3_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK3_50 -period 20 \[get_ports \{CLK3_50\}\] " "create_clock -name CLK3_50 -period 20 \[get_ports \{CLK3_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827162 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 7 PCIE_REFCLK port " "Ignored filter at DE2Gen1x1If64.sdc(7): PCIE_REFCLK could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \[get_ports \{PCIE_REFCLK\}\] " "create_clock -period \"100 MHz\" -name \{refclk\} \[get_ports \{PCIE_REFCLK\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827163 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 10 *\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] net " "Ignored filter at DE2Gen1x1If64.sdc(10): *\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827182 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 10 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk50 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\] " "create_generated_clock -name clk50 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827182 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 10 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(10): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 13 *\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at DE2Gen1x1If64.sdc(13): *\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827200 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 13 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk125 -multiply_by 5 -divide_by 2 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_generated_clock -name clk125 -multiply_by 5 -divide_by 2 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827201 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(13): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 16 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE2Gen1x1If64.sdc(16): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827219 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 refclk*clkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 *div0*coreclkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827220 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div0* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *_hssi_pcie_hip* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div1* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508259827220 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508259827221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508259827221 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508259827582 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508259827588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508259830769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_channel_rx_clk~output " "Destination node o_channel_rx_clk~output" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508259830769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_channel_tx_clk~output " "Destination node o_channel_tx_clk~output" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508259830769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508259830769 ""}  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508259830769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node i_reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508259830769 ""}  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 50541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508259830769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508259833653 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508259833692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508259833695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508259833744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508259833810 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508259833880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508259833880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508259833915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508259833931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508259833973 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508259833973 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "266 unused 2.5V 132 134 0 " "Number of I/O pins in group: 266 (unused VREF, 2.5V VCCIO, 132 input, 134 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1508259834021 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1508259834021 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508259834021 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508259834024 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1508259834024 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508259834024 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK1_50 " "Node \"CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK2_50 " "Node \"CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK3_50 " "Node \"CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[0\] " "Node \"LED_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[1\] " "Node \"LED_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[2\] " "Node \"LED_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[3\] " "Node \"LED_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[4\] " "Node \"LED_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[5\] " "Node \"LED_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[6\] " "Node \"LED_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[7\] " "Node \"LED_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G\[8\] " "Node \"LED_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[0\] " "Node \"LED_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[10\] " "Node \"LED_R\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[11\] " "Node \"LED_R\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[12\] " "Node \"LED_R\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[13\] " "Node \"LED_R\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[14\] " "Node \"LED_R\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[15\] " "Node \"LED_R\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[16\] " "Node \"LED_R\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[17\] " "Node \"LED_R\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[1\] " "Node \"LED_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[2\] " "Node \"LED_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[3\] " "Node \"LED_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[4\] " "Node \"LED_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[5\] " "Node \"LED_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[6\] " "Node \"LED_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[7\] " "Node \"LED_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[8\] " "Node \"LED_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R\[9\] " "Node \"LED_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_REFCLK " "Node \"PCIE_REFCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RESET_N " "Node \"PCIE_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_IN\[0\] " "Node \"PCIE_RX_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_OUT\[0\] " "Node \"PCIE_TX_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_WAKE_N " "Node \"PCIE_WAKE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508259840071 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508259840071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508259840073 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1508259840106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508259847293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508259854766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508259855040 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508260007459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:33 " "Fitter placement operations ending: elapsed time is 00:02:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508260007460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508260012292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X59_Y34 X69_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45" {  } { { "loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45"} { { 12 { 0 ""} 59 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508260057429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508260057429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508260217506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508260217506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:20 " "Fitter routing operations ending: elapsed time is 00:03:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508260217512 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.15 " "Total time spent on timing analysis during the Fitter is 27.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508260218458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508260218711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508260221420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508260221433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508260224004 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508260229349 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508260236604 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V W15 " "Pin clk uses I/O standard 2.5 V at W15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508260236709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_reset 2.5 V V15 " "Pin i_reset uses I/O standard 2.5 V at V15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_reset } } } { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1508260236709 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1508260236709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.fit.smsg " "Generated suppressed messages file D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508260244700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1779 " "Peak virtual memory: 1779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508260248241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:10:48 2017 " "Processing ended: Tue Oct 17 14:10:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508260248241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:26 " "Elapsed time: 00:07:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508260248241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:19 " "Total CPU time (on all processors): 00:09:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508260248241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508260248241 ""}
