// generated by newgenasym  Wed Feb 22 13:07:34 2006


module rsmd1206 (a, b);
    input [0:0] a;
    output [0:0] b;


    initial
        begin
        end

endmodule
