Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a08140444d68416aa2f3ba807e8494b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot control_memory_256_28bit_tb_behav xil_defaultlib.control_memory_256_28bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_memory_256_28bit [control_memory_256_28bit_default]
Compiling architecture test of entity xil_defaultlib.control_memory_256_28bit_tb
Built simulation snapshot control_memory_256_28bit_tb_behav
