{
	"author": ["Kaustav Banerjee", "Amit Mehrotra"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2001",
	"dblpkey": "conf/dac/BanerjeeM01",
	"doi": "10.1145/378239.379069",
	"ee": "http://doi.acm.org/10.1145/378239.379069",
	"pages": "798-803",
	"publisher": "ACM",
	"stemmed": ["analysi", "of", "on", "chip", "induct", "effect", "use", "a", "novel", "perform", "optim", "methodolog", "for", "distribut", "rlc", "interconnect"],
	"tag": ["analysis", "distributed", "novel", "optimisation", "performance", "using"],
	"title": "Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2001
}