
*** Running vivado
    with args -log qam16_bd_qam16_data_upsampler_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qam16_bd_qam16_data_upsampler_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source qam16_bd_qam16_data_upsampler_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/pablo/data_m2/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qam16_bd_qam16_data_upsampler_0_0
Command: synth_design -top qam16_bd_qam16_data_upsampler_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 279643
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/pablo/data_m2/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1966.551 ; gain = 370.801 ; free physical = 6633 ; free virtual = 16452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2967.938; parent = 1969.523; children = 998.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qam16_bd_qam16_data_upsampler_0_0' [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_qam16_data_upsampler_0_0/synth/qam16_bd_qam16_data_upsampler_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'qam16_data_upsampler' [/home/pablo/git/verilog_dsp/usb104_qam16/src/qam16_data_upsampler.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qam16_data_upsampler' (0#1) [/home/pablo/git/verilog_dsp/usb104_qam16/src/qam16_data_upsampler.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qam16_bd_qam16_data_upsampler_0_0' (0#1) [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_qam16_data_upsampler_0_0/synth/qam16_bd_qam16_data_upsampler_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element m_axis_imag_tvalid_reg was removed.  [/home/pablo/git/verilog_dsp/usb104_qam16/src/qam16_data_upsampler.v:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.488 ; gain = 441.738 ; free physical = 6718 ; free virtual = 16538
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3035.906; parent = 2037.492; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.332 ; gain = 456.582 ; free physical = 6720 ; free virtual = 16539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3050.750; parent = 2052.336; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.332 ; gain = 456.582 ; free physical = 6720 ; free virtual = 16539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3050.750; parent = 2052.336; children = 998.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.332 ; gain = 0.000 ; free physical = 6716 ; free virtual = 16536
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.082 ; gain = 0.000 ; free physical = 6637 ; free virtual = 16457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.082 ; gain = 0.000 ; free physical = 6637 ; free virtual = 16457
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/pablo/data_m2/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6699 ; free virtual = 16519
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6699 ; free virtual = 16519
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6699 ; free virtual = 16519
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'qam16_upsampler_state_reg' in module 'qam16_data_upsampler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6689 ; free virtual = 16509
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6677 ; free virtual = 16501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.644; parent = 1182.990; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6564 ; free virtual = 16388
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.351; parent = 1274.496; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6564 ; free virtual = 16388
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.429; parent = 1274.574; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6560 ; free virtual = 16384
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.823; parent = 1274.969; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.042; parent = 1275.188; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.058; parent = 1275.203; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.073; parent = 1275.219; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.073; parent = 1275.219; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.073; parent = 1275.219; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.089; parent = 1275.234; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |     7|
|4     |LUT4 |     4|
|5     |LUT5 |     5|
|6     |LUT6 |     9|
|7     |FDRE |    24|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6559 ; free virtual = 16383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1486.140; parent = 1275.285; children = 211.653
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.484; parent = 2172.070; children = 998.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2204.082 ; gain = 456.582 ; free physical = 6608 ; free virtual = 16432
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.082 ; gain = 608.332 ; free physical = 6608 ; free virtual = 16432
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.082 ; gain = 0.000 ; free physical = 6714 ; free virtual = 16538
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.082 ; gain = 0.000 ; free physical = 6655 ; free virtual = 16479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47b73d81
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2204.082 ; gain = 928.496 ; free physical = 6865 ; free virtual = 16689
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_qam16_data_upsampler_0_0_synth_1/qam16_bd_qam16_data_upsampler_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qam16_bd_qam16_data_upsampler_0_0, cache-ID = faf00a47706c7b93
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_qam16_data_upsampler_0_0_synth_1/qam16_bd_qam16_data_upsampler_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qam16_bd_qam16_data_upsampler_0_0_utilization_synth.rpt -pb qam16_bd_qam16_data_upsampler_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 20:17:07 2022...
