INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_5/project_5.sim/sim_1/synth/timing/up_down_counter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_count
INFO: [VRFC 10-311] analyzing module glbl
