$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Wed Oct 16 12:24:40 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_vlg_vec_tst $end
$var reg 10 ! addr_in [9:0] $end
$var reg 1 " clk $end
$var reg 1 # pc_clr $end
$var reg 1 $ pc_ld $end
$var wire 1 % addr_out [9] $end
$var wire 1 & addr_out [8] $end
$var wire 1 ' addr_out [7] $end
$var wire 1 ( addr_out [6] $end
$var wire 1 ) addr_out [5] $end
$var wire 1 * addr_out [4] $end
$var wire 1 + addr_out [3] $end
$var wire 1 , addr_out [2] $end
$var wire 1 - addr_out [1] $end
$var wire 1 . addr_out [0] $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 clk~combout $end
$var wire 1 7 pc_clr~combout $end
$var wire 1 8 pc_ld~combout $end
$var wire 1 9 addr_out[0]~reg0_regout $end
$var wire 1 : addr_out[1]~reg0_regout $end
$var wire 1 ; addr_out[2]~reg0_regout $end
$var wire 1 < addr_out[3]~reg0_regout $end
$var wire 1 = addr_out[4]~reg0_regout $end
$var wire 1 > addr_out[5]~reg0_regout $end
$var wire 1 ? addr_out[6]~reg0_regout $end
$var wire 1 @ addr_out[7]~reg0_regout $end
$var wire 1 A addr_out[8]~reg0_regout $end
$var wire 1 B addr_out[9]~reg0_regout $end
$var wire 1 C addr_in~combout [9] $end
$var wire 1 D addr_in~combout [8] $end
$var wire 1 E addr_in~combout [7] $end
$var wire 1 F addr_in~combout [6] $end
$var wire 1 G addr_in~combout [5] $end
$var wire 1 H addr_in~combout [4] $end
$var wire 1 I addr_in~combout [3] $end
$var wire 1 J addr_in~combout [2] $end
$var wire 1 K addr_in~combout [1] $end
$var wire 1 L addr_in~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
1#
0$
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x/
00
11
x2
13
14
15
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
$end
#20000
b10000000 !
b11000000 !
b11100000 !
1G
1F
1E
0/
#50000
1"
b1100000 !
b100000 !
b0 !
16
0G
0F
0E
1/
#80000
0#
07
0/
#100000
b1 !
0"
1L
06
1/
#120000
1$
18
0/
#150000
1"
16
1/
19
1.
#200000
b0 !
0"
0L
06
0/
#220000
b100000000 !
b110000000 !
1E
1D
1/
#250000
1"
16
0/
1A
1@
09
1&
1'
0.
#280000
0$
08
1/
#290000
b10000000 !
b0 !
0E
0D
0/
#300000
b10000 !
b10001 !
0"
1L
1H
06
1/
#350000
1"
16
0/
#380000
1#
17
1/
0A
0@
0&
0'
#400000
b10011 !
b10010 !
0"
0L
1K
06
0/
#450000
1"
16
1/
#500000
b10011 !
0"
1L
06
0/
#520000
0#
07
1/
#550000
1"
16
0/
#560000
1$
18
1/
#600000
b11 !
b10 !
0"
0L
0H
06
0/
#620000
1#
17
1/
#650000
1"
16
0/
#700000
b11 !
0"
1L
06
1/
#720000
0#
07
0/
#750000
1"
16
1/
1:
19
1-
1.
#780000
0$
08
0/
#800000
b1 !
b0 !
0"
0L
0K
06
1/
#850000
1"
16
0/
#900000
b10000 !
b10001 !
0"
1L
1H
06
1/
#950000
1"
16
0/
#1000000
