ram[0] = 35'b0000101 00000 11110 0000000000000000 00;// addi
ram[1] = 35'b0000101 00000 11101 0000000000100000 00;// addi
ram[2] = 35'b0001001 0000000000000000000000001100;// j
//teste
ram[3] = 35'b0000010 11101 10011 000000000000000001;// sw
ram[4] = 35'b0000101 00000 00010 0000000000000110 00;// addi
ram[5] = 35'b0000001 11101 00001 000000000000000001;// lw
ram[6] = 35'b0000000 00010 00001 00010 00000 00000000;// add
ram[7] = 35'b0000001 00010 00001 000000000000000000;// lw
ram[8] = 35'b0000101 00000 00011 0000000000000010 00;// addi
ram[9] = 35'b0000000 00000 00011 00001 00000 00000000;// add
ram[10] = 35'b0000010 11101 00001 000000000000000001;// sw
ram[11] = 35'b0001011 0000000000000000000000000000;// jst
//main
ram[12] = 35'b0000101 00000 00100 0000000000000001 00;// addi
ram[13] = 35'b0000000 00000 00100 10011 00000 00000000;// add
ram[14] = 35'b0000101 11101 11101 0000000000001010 00;// addi
ram[15] = 35'b0001010 0000000000000000000000000011;// jal
ram[16] = 35'b0000101 11101 11101 0000000000001010 01;// subi
ram[17] = 35'b0001001 0000000000000000000000010010;// j
//end
ram[18] = 35'b0001111 00000 00000 00000 00000 00000000;// hlt
