INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/horizontal_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horizontal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_40x40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lp_40x40_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/vertical_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vertical_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sim_1/new/vga_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
