#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Dec 23 02:16:36 2021
# Process ID: 3446
# Log file: /home/ise/xilinx_project/project_final/planAhead_run_1/planAhead.log
# Journal file: /home/ise/xilinx_project/project_final/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1698 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/xilinx_project/project_final/pa.fromHdl.tcl
# create_project -name project_final -dir "/home/ise/xilinx_project/project_final/planAhead_run_1" -part xc6slx45fgg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "rnd123.ucf" [current_fileset -constrset]
Adding file '/home/ise/xilinx_project/project_final/rnd123.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {week3_1_3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mx_2x1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {week3_1_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {week3_1_2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {random.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_reg_ce.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {con4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {con3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {con2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {con1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {com.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {win_lose.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {week3_3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {two_bit_reg_ce.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {two_bit_compare.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Trigger.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sb_calculate.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SBO.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rnd2_ledcontrol.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rnd1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rn2_fullcoler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mx_4bit_2x1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mapping.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_ripple_carry_adder_v4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_ripple_carry_adder_v3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_ripple_carry_adder_v2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_Register_v4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Four_bit_Register_v3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {five_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decimal_to_binary.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {control_unit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BW.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {b2seg_bus.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test5.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rnd_reset_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rnd2_player.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {project2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {player_change.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {before_game.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rnd123.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top rnd123 $srcset
# add_files [list {rnd123.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45fgg484-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/ise/xilinx_project/project_final/week3_1_3.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/mx_2x1.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/week3_1_4.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/week3_1_2.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/random.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_reg_ce.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/con4.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/con3.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/con2.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/con1.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/com.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/win_lose.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/week3_3.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/two_bit_reg_ce.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/two_bit_compare.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/Trigger.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/test4.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/sb_calculate.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/SBO.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rnd2_ledcontrol.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rnd1.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rn2_fullcoler.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/mx_4bit_2x1.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/mapping.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_ripple_carry_adder_v4.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_ripple_carry_adder_v3.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_ripple_carry_adder_v2.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_Register_v4.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/Four_bit_Register_v3.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/four_bit_counter.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/five_counter.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/Decimal_to_binary.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/control_unit.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/BW.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/b2seg_bus.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/test5.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rnd_reset_control.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rnd2_player.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/project2.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/player_change.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/before_game.v" into library work
Analyzing Verilog file "/home/ise/xilinx_project/project_final/rnd123.v" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/xilinx_project/project_final/rnd123.ucf]
Finished Parsing UCF File [/home/ise/xilinx_project/project_final/rnd123.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 66cad4e0
open_rtl_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2787.168 ; gain = 139.887
update_compile_order -fileset sim_1
startgroup
set_property package_pin V1 [get_ports {dipswitch[0]}]
endgroup
startgroup
set_property package_pin Y2 [get_ports {dipswitch[1]}]
endgroup
startgroup
set_property package_pin U4 [get_ports {dipswitch[2]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {Keypad[11]}]
endgroup
set_property package_pin "" [get_ports [list  {Keypad[9]}]]
startgroup
set_property package_pin L1 [get_ports {Keypad[0]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {Keypad[1]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {Keypad[2]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {Keypad[3]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {Keypad[4]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {Keypad[5]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {Keypad[6]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {Keypad[7]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {Keypad[8]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {Keypad[9]}]
endgroup
startgroup
set_property package_pin C8 [get_ports {LCD_DATA[0]}]
endgroup
startgroup
set_property package_pin C6 [get_ports {LCD_DATA[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {LCD_DATA[2]}]
endgroup
startgroup
set_property package_pin D8 [get_ports {LCD_DATA[3]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {LCD_DATA[4]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {LCD_DATA[5]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {LCD_DATA[6]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {LCD_DATA[7]}]
endgroup
startgroup
set_property package_pin E6 [get_ports a]
endgroup
startgroup
set_property package_pin E5 [get_ports b]
endgroup
startgroup
set_property package_pin D5 [get_ports c]
endgroup
startgroup
set_property package_pin D6 [get_ports d]
endgroup
startgroup
set_property package_pin J6 [get_ports e]
endgroup
startgroup
set_property package_pin H8 [get_ports f]
endgroup
startgroup
set_property package_pin H6 [get_ports g]
endgroup
startgroup
set_property package_pin G7 [get_ports com1]
endgroup
startgroup
set_property package_pin G6 [get_ports com2]
endgroup
startgroup
set_property package_pin F7 [get_ports com3]
endgroup
startgroup
set_property package_pin F5 [get_ports com4]
endgroup
set_property package_pin "" [get_ports [list  com5]]
startgroup
set_property package_pin F7 [get_ports com3]
endgroup
startgroup
set_property package_pin G7 [get_ports com1]
endgroup
startgroup
set_property package_pin K7 [get_ports com5]
endgroup
startgroup
set_property package_pin K6 [get_ports com6]
endgroup
set_property package_pin "" [get_ports [list  com8]]
startgroup
set_property package_pin K5 [get_ports com7]
endgroup
startgroup
set_property package_pin J7 [get_ports com8]
endgroup
startgroup
set_property package_pin AB16 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  blue]]
set_property package_pin "" [get_ports [list  blue2]]
startgroup
set_property package_pin U3 [get_ports blue1]
endgroup
startgroup
set_property package_pin V2 [get_ports blue2]
endgroup
startgroup
set_property package_pin P1 [get_ports blue3]
endgroup
startgroup
set_property package_pin T3 [get_ports blue4]
endgroup
startgroup
set_property package_pin P1 [get_ports blue3]
endgroup
startgroup
set_property package_pin T1 [get_ports green1]
endgroup
startgroup
set_property package_pin V3 [get_ports green2]
endgroup
startgroup
set_property package_pin P2 [get_ports green3]
endgroup
startgroup
set_property package_pin R1 [get_ports green4]
endgroup
startgroup
set_property package_pin C11 [get_ports LCD_E]
endgroup
startgroup
set_property package_pin C9 [get_ports LCD_R]
endgroup
startgroup
set_property package_pin C10 [get_ports LCD_RW]
endgroup
startgroup
set_property package_pin K8 [get_ports led1]
endgroup
startgroup
set_property package_pin M4 [get_ports led2]
endgroup
startgroup
set_property package_pin M6 [get_ports led3]
endgroup
startgroup
set_property package_pin M8 [get_ports led4]
endgroup
startgroup
set_property package_pin L6 [get_ports led5]
endgroup
startgroup
set_property package_pin M5 [get_ports led6]
endgroup
startgroup
set_property package_pin M7 [get_ports led7]
endgroup
startgroup
set_property package_pin N4 [get_ports led8]
endgroup
startgroup
set_property package_pin P5 [get_ports psega]
endgroup
startgroup
set_property package_pin P4 [get_ports psegb]
endgroup
startgroup
set_property package_pin N7 [get_ports psegc]
endgroup
startgroup
set_property package_pin N6 [get_ports psegd]
endgroup
startgroup
set_property package_pin R4 [get_ports psege]
endgroup
startgroup
set_property package_pin P8 [get_ports psegf]
endgroup
startgroup
set_property package_pin P7 [get_ports psegg]
endgroup
set_property package_pin "" [get_ports [list  red]]
startgroup
set_property package_pin T2 [get_ports red1]
endgroup
startgroup
set_property package_pin U1 [get_ports red2]
endgroup
startgroup
set_property package_pin P3 [get_ports red3]
endgroup
startgroup
set_property package_pin R3 [get_ports red4]
endgroup
startgroup
set_property package_pin L4 [get_ports rst]
endgroup
save_constraints
startgroup
set_property package_pin T4 [get_ports sw8]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /home/ise/xilinx_project/project_final/planAhead_pid3446.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 23 02:26:53 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
