Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Nov  2 16:46:47 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Adder_Subtractor_timing_summary_routed.rpt -pb Adder_Subtractor_timing_summary_routed.pb -rpx Adder_Subtractor_timing_summary_routed.rpx -warn_on_violation
| Design       : Adder_Subtractor
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_NEG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.710ns  (logic 5.454ns (37.076%)  route 9.256ns (62.924%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.701     5.495    RCA_FA_0/t2
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.821 r  GLOBAL_OUT_NEG_OBUF_inst_i_1/O
                         net (fo=8, routed)           5.367    11.189    GLOBAL_OUT_NEG_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.710 r  GLOBAL_OUT_NEG_OBUF_inst/O
                         net (fo=0)                   0.000    14.710    GLOBAL_OUT_NEG
    L1                                                                r  GLOBAL_OUT_NEG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.759ns  (logic 5.592ns (40.640%)  route 8.167ns (59.360%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.701     5.495    RCA_FA_0/t2
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.821 r  GLOBAL_OUT_NEG_OBUF_inst_i_1/O
                         net (fo=8, routed)           2.276     8.097    GLOBAL_OUT_NEG_OBUF
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.221 r  GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.003    10.224    GLOBAL_OUT_SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.759 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.759    GLOBAL_OUT_SEG[2]
    U8                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.698ns  (logic 5.592ns (40.823%)  route 8.106ns (59.177%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.851     5.645    RCA_FA_0/t2
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.971 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.204     8.175    LOCAL_MUX1_OUT[2]
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.163    GLOBAL_OUT_SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.698 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.698    GLOBAL_OUT_SEG[3]
    V8                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.583ns  (logic 5.567ns (40.986%)  route 8.016ns (59.013%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.701     5.495    RCA_FA_0/t2
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.821 r  GLOBAL_OUT_NEG_OBUF_inst_i_1/O
                         net (fo=8, routed)           2.071     7.892    GLOBAL_OUT_NEG_OBUF
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.016 r  GLOBAL_OUT_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.056    10.072    GLOBAL_OUT_SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.583 r  GLOBAL_OUT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.583    GLOBAL_OUT_SEG[0]
    W7                                                                r  GLOBAL_OUT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.521ns  (logic 5.586ns (41.311%)  route 7.935ns (58.689%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.851     5.645    RCA_FA_0/t2
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.971 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.981     7.952    LOCAL_MUX1_OUT[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.076 r  GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.916     9.992    GLOBAL_OUT_SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.521 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.521    GLOBAL_OUT_SEG[1]
    W6                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.484ns  (logic 5.561ns (41.240%)  route 7.923ns (58.760%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.851     5.645    RCA_FA_0/t2
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.971 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.029     8.000    LOCAL_MUX1_OUT[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.124 r  GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.980    GLOBAL_OUT_SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.484 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.484    GLOBAL_OUT_SEG[5]
    V5                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 5.576ns (41.734%)  route 7.785ns (58.266%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.851     5.645    RCA_FA_0/t2
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.971 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.034     8.005    LOCAL_MUX1_OUT[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.842    GLOBAL_OUT_SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.362 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.362    GLOBAL_OUT_SEG[4]
    U5                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.963ns  (logic 5.588ns (43.106%)  route 7.375ns (56.894%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.851     5.645    RCA_FA_0/t2
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.971 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.672     7.643    LOCAL_MUX1_OUT[2]
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.432    GLOBAL_OUT_SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.963 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.963    GLOBAL_OUT_SEG[6]
    U7                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.515ns  (logic 5.435ns (43.432%)  route 7.079ns (56.568%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=7, routed)           3.187     4.642    GLOBAL_IN_SUB_IBUF
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.152     4.794 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.854     5.648    RCA_FA_0/t2
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.326     5.974 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.038     9.012    GLOBAL_OUT_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.515 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.515    GLOBAL_OUT_AN[0]
    U2                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.496ns (46.634%)  route 1.712ns (53.366%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.381     1.600    GLOBAL_IN_A_IBUF[0]
    SLICE_X65Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.645 r  GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.976    GLOBAL_OUT_SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.208 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.208    GLOBAL_OUT_SEG[6]
    U7                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[3]
                            (input port)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.412ns  (logic 1.476ns (43.264%)  route 1.936ns (56.736%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  GLOBAL_IN_A[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  GLOBAL_IN_A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.919     1.146    GLOBAL_IN_A_IBUF[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.191 r  GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.017     2.207    GLOBAL_OUT_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.412 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.412    GLOBAL_OUT_AN[0]
    U2                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.494ns (43.147%)  route 1.969ns (56.853%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.538     1.757    GLOBAL_IN_A_IBUF[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.232    GLOBAL_OUT_SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.462 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.462    GLOBAL_OUT_SEG[1]
    W6                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.500ns (43.293%)  route 1.965ns (56.707%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.546     1.765    GLOBAL_IN_A_IBUF[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.229    GLOBAL_OUT_SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.465 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    GLOBAL_OUT_SEG[3]
    V8                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.476ns (42.059%)  route 2.033ns (57.941%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.537     1.756    GLOBAL_IN_A_IBUF[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  GLOBAL_OUT_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.297    GLOBAL_OUT_SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.509 r  GLOBAL_OUT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.509    GLOBAL_OUT_SEG[0]
    W7                                                                r  GLOBAL_OUT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.516ns  (logic 1.485ns (42.228%)  route 2.031ns (57.772%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.677     1.896    GLOBAL_IN_A_IBUF[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.941 r  GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.295    GLOBAL_OUT_SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.516 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.516    GLOBAL_OUT_SEG[4]
    U5                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 1.500ns (42.649%)  route 2.017ns (57.351%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.542     1.761    GLOBAL_IN_A_IBUF[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.281    GLOBAL_OUT_SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.517 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    GLOBAL_OUT_SEG[2]
    U8                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_B[0]
                            (input port)
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.519ns  (logic 1.472ns (41.821%)  route 2.047ns (58.179%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  GLOBAL_IN_B[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  GLOBAL_IN_B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.634     1.855    GLOBAL_IN_B_IBUF[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.313    GLOBAL_OUT_SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.519 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.519    GLOBAL_OUT_SEG[5]
    V5                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GLOBAL_IN_A[3]
                            (input port)
  Destination:            GLOBAL_OUT_NEG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.464ns  (logic 1.494ns (33.478%)  route 2.969ns (66.522%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  GLOBAL_IN_A[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  GLOBAL_IN_A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.919     1.146    GLOBAL_IN_A_IBUF[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.191 r  GLOBAL_OUT_NEG_OBUF_inst_i_1/O
                         net (fo=8, routed)           2.050     3.241    GLOBAL_OUT_NEG_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.464 r  GLOBAL_OUT_NEG_OBUF_inst/O
                         net (fo=0)                   0.000     4.464    GLOBAL_OUT_NEG
    L1                                                                r  GLOBAL_OUT_NEG (OUT)
  -------------------------------------------------------------------    -------------------





