|Equacao_2
CLOCK => Ti[0]~reg0.CLK
CLOCK => Ti[1]~reg0.CLK
CLOCK => Ti[2]~reg0.CLK
CLOCK => Ti[3]~reg0.CLK
CLOCK => Ti[4]~reg0.CLK
CLOCK => Ti[5]~reg0.CLK
CLOCK => Ti[6]~reg0.CLK
CLOCK => Ti[7]~reg0.CLK
CLOCK => Ti[8]~reg0.CLK
CLOCK => Ti[9]~reg0.CLK
CLOCK => Ti[10]~reg0.CLK
CLOCK => Ti[11]~reg0.CLK
CLOCK => Ti[12]~reg0.CLK
CLOCK => Ti[13]~reg0.CLK
CLOCK => Ti[14]~reg0.CLK
CLOCK => Ti[15]~reg0.CLK
CLOCK => mult4[0].CLK
CLOCK => mult4[1].CLK
CLOCK => mult4[2].CLK
CLOCK => mult4[3].CLK
CLOCK => mult4[4].CLK
CLOCK => mult4[5].CLK
CLOCK => mult4[6].CLK
CLOCK => mult4[7].CLK
CLOCK => mult4[8].CLK
CLOCK => mult4[9].CLK
CLOCK => mult4[10].CLK
CLOCK => mult4[11].CLK
CLOCK => mult4[12].CLK
CLOCK => mult4[13].CLK
CLOCK => mult4[14].CLK
CLOCK => mult4[15].CLK
CLOCK => mult4[16].CLK
CLOCK => mult4[17].CLK
CLOCK => mult4[18].CLK
CLOCK => mult4[19].CLK
CLOCK => mult4[20].CLK
CLOCK => mult4[21].CLK
CLOCK => mult4[22].CLK
CLOCK => mult4[23].CLK
CLOCK => mult3[0].CLK
CLOCK => mult3[1].CLK
CLOCK => mult3[2].CLK
CLOCK => mult3[3].CLK
CLOCK => mult3[4].CLK
CLOCK => mult3[5].CLK
CLOCK => mult3[6].CLK
CLOCK => mult3[7].CLK
CLOCK => mult3[8].CLK
CLOCK => mult3[9].CLK
CLOCK => mult3[10].CLK
CLOCK => mult3[11].CLK
CLOCK => mult3[12].CLK
CLOCK => mult3[13].CLK
CLOCK => mult3[14].CLK
CLOCK => mult3[15].CLK
CLOCK => mult3[16].CLK
CLOCK => mult3[17].CLK
CLOCK => mult3[18].CLK
CLOCK => mult3[19].CLK
CLOCK => mult3[20].CLK
CLOCK => mult3[21].CLK
CLOCK => mult3[22].CLK
CLOCK => mult3[23].CLK
CLOCK => mult2[0].CLK
CLOCK => mult2[1].CLK
CLOCK => mult2[2].CLK
CLOCK => mult2[3].CLK
CLOCK => mult2[4].CLK
CLOCK => mult2[5].CLK
CLOCK => mult2[6].CLK
CLOCK => mult2[7].CLK
CLOCK => mult2[8].CLK
CLOCK => mult2[9].CLK
CLOCK => mult2[10].CLK
CLOCK => mult2[11].CLK
CLOCK => mult2[12].CLK
CLOCK => mult2[13].CLK
CLOCK => mult2[14].CLK
CLOCK => mult2[15].CLK
CLOCK => mult2[16].CLK
CLOCK => mult2[17].CLK
CLOCK => mult2[18].CLK
CLOCK => mult2[19].CLK
CLOCK => mult2[20].CLK
CLOCK => mult2[21].CLK
CLOCK => mult2[22].CLK
CLOCK => mult2[23].CLK
CLOCK => mult1[0].CLK
CLOCK => mult1[1].CLK
CLOCK => mult1[2].CLK
CLOCK => mult1[3].CLK
CLOCK => mult1[4].CLK
CLOCK => mult1[5].CLK
CLOCK => mult1[6].CLK
CLOCK => mult1[7].CLK
CLOCK => mult1[8].CLK
CLOCK => mult1[9].CLK
CLOCK => mult1[10].CLK
CLOCK => mult1[11].CLK
CLOCK => mult1[12].CLK
CLOCK => mult1[13].CLK
CLOCK => mult1[14].CLK
CLOCK => mult1[15].CLK
CLOCK => mult1[16].CLK
CLOCK => mult1[17].CLK
CLOCK => mult1[18].CLK
CLOCK => mult1[19].CLK
CLOCK => mult1[20].CLK
CLOCK => mult1[21].CLK
CLOCK => mult1[22].CLK
CLOCK => mult1[23].CLK
CLOCK => sub4[0].CLK
CLOCK => sub4[1].CLK
CLOCK => sub4[2].CLK
CLOCK => sub4[3].CLK
CLOCK => sub4[4].CLK
CLOCK => sub4[5].CLK
CLOCK => sub4[6].CLK
CLOCK => sub4[7].CLK
CLOCK => sub4[8].CLK
CLOCK => sub4[9].CLK
CLOCK => sub4[10].CLK
CLOCK => sub4[11].CLK
CLOCK => sub4[12].CLK
CLOCK => sub4[13].CLK
CLOCK => sub4[14].CLK
CLOCK => sub4[15].CLK
CLOCK => sub3[0].CLK
CLOCK => sub3[1].CLK
CLOCK => sub3[2].CLK
CLOCK => sub3[3].CLK
CLOCK => sub3[4].CLK
CLOCK => sub3[5].CLK
CLOCK => sub3[6].CLK
CLOCK => sub3[7].CLK
CLOCK => sub3[8].CLK
CLOCK => sub3[9].CLK
CLOCK => sub3[10].CLK
CLOCK => sub3[11].CLK
CLOCK => sub3[12].CLK
CLOCK => sub3[13].CLK
CLOCK => sub3[14].CLK
CLOCK => sub3[15].CLK
CLOCK => sub2[0].CLK
CLOCK => sub2[1].CLK
CLOCK => sub2[2].CLK
CLOCK => sub2[3].CLK
CLOCK => sub2[4].CLK
CLOCK => sub2[5].CLK
CLOCK => sub2[6].CLK
CLOCK => sub2[7].CLK
CLOCK => sub2[8].CLK
CLOCK => sub2[9].CLK
CLOCK => sub2[10].CLK
CLOCK => sub2[11].CLK
CLOCK => sub2[12].CLK
CLOCK => sub2[13].CLK
CLOCK => sub2[14].CLK
CLOCK => sub2[15].CLK
CLOCK => sub1[0].CLK
CLOCK => sub1[1].CLK
CLOCK => sub1[2].CLK
CLOCK => sub1[3].CLK
CLOCK => sub1[4].CLK
CLOCK => sub1[5].CLK
CLOCK => sub1[6].CLK
CLOCK => sub1[7].CLK
CLOCK => sub1[8].CLK
CLOCK => sub1[9].CLK
CLOCK => sub1[10].CLK
CLOCK => sub1[11].CLK
CLOCK => sub1[12].CLK
CLOCK => sub1[13].CLK
CLOCK => sub1[14].CLK
CLOCK => sub1[15].CLK
TiR[0] => Add7.IN48
TiR[1] => Add7.IN47
TiR[2] => Add7.IN46
TiR[3] => Add7.IN45
TiR[4] => Add7.IN44
TiR[5] => Add7.IN43
TiR[6] => Add7.IN42
TiR[7] => Add7.IN41
TiR[8] => Add7.IN40
TiR[9] => Add7.IN39
TiR[10] => Add7.IN38
TiR[11] => Add7.IN37
TiR[12] => Add7.IN36
TiR[13] => Add7.IN35
TiR[14] => Add7.IN34
TiR[15] => Add7.IN25
TiR[15] => Add7.IN26
TiR[15] => Add7.IN27
TiR[15] => Add7.IN28
TiR[15] => Add7.IN29
TiR[15] => Add7.IN30
TiR[15] => Add7.IN31
TiR[15] => Add7.IN32
TiR[15] => Add7.IN33
Ku[0] => Mult0.IN7
Ku[1] => Mult0.IN6
Ku[2] => Mult0.IN5
Ku[3] => Mult0.IN4
Ku[4] => Mult0.IN3
Ku[5] => Mult0.IN2
Ku[6] => Mult0.IN1
Ku[7] => Mult0.IN0
Kt[0] => Mult5.IN7
Kt[1] => Mult5.IN6
Kt[2] => Mult5.IN5
Kt[3] => Mult5.IN4
Kt[4] => Mult5.IN3
Kt[5] => Mult5.IN2
Kt[6] => Mult5.IN1
Kt[7] => Mult5.IN0
Kr[0] => Mult6.IN7
Kr[1] => Mult6.IN6
Kr[2] => Mult6.IN5
Kr[3] => Mult6.IN4
Kr[4] => Mult6.IN3
Kr[5] => Mult6.IN2
Kr[6] => Mult6.IN1
Kr[7] => Mult6.IN0
Kn[0] => Mult7.IN7
Kn[1] => Mult7.IN6
Kn[2] => Mult7.IN5
Kn[3] => Mult7.IN4
Kn[4] => Mult7.IN3
Kn[5] => Mult7.IN2
Kn[6] => Mult7.IN1
Kn[7] => Mult7.IN0
Vu[0] => Add0.IN32
Vu[1] => Add0.IN31
Vu[2] => Add0.IN30
Vu[3] => Add0.IN29
Vu[4] => Add0.IN28
Vu[5] => Add0.IN27
Vu[6] => Add0.IN26
Vu[7] => Add0.IN17
Vu[7] => Add0.IN18
Vu[7] => Add0.IN19
Vu[7] => Add0.IN20
Vu[7] => Add0.IN21
Vu[7] => Add0.IN22
Vu[7] => Add0.IN23
Vu[7] => Add0.IN24
Vu[7] => Add0.IN25
Vt[0] => Add1.IN32
Vt[1] => Add1.IN31
Vt[2] => Add1.IN30
Vt[3] => Add1.IN29
Vt[4] => Add1.IN28
Vt[5] => Add1.IN27
Vt[6] => Add1.IN26
Vt[7] => Add1.IN17
Vt[7] => Add1.IN18
Vt[7] => Add1.IN19
Vt[7] => Add1.IN20
Vt[7] => Add1.IN21
Vt[7] => Add1.IN22
Vt[7] => Add1.IN23
Vt[7] => Add1.IN24
Vt[7] => Add1.IN25
Vr[0] => Add2.IN32
Vr[1] => Add2.IN31
Vr[2] => Add2.IN30
Vr[3] => Add2.IN29
Vr[4] => Add2.IN28
Vr[5] => Add2.IN27
Vr[6] => Add2.IN26
Vr[7] => Add2.IN17
Vr[7] => Add2.IN18
Vr[7] => Add2.IN19
Vr[7] => Add2.IN20
Vr[7] => Add2.IN21
Vr[7] => Add2.IN22
Vr[7] => Add2.IN23
Vr[7] => Add2.IN24
Vr[7] => Add2.IN25
Vn[0] => Add3.IN32
Vn[1] => Add3.IN31
Vn[2] => Add3.IN30
Vn[3] => Add3.IN29
Vn[4] => Add3.IN28
Vn[5] => Add3.IN27
Vn[6] => Add3.IN26
Vn[7] => Add3.IN17
Vn[7] => Add3.IN18
Vn[7] => Add3.IN19
Vn[7] => Add3.IN20
Vn[7] => Add3.IN21
Vn[7] => Add3.IN22
Vn[7] => Add3.IN23
Vn[7] => Add3.IN24
Vn[7] => Add3.IN25
Su[0] => Add0.IN16
Su[1] => Add0.IN15
Su[2] => Add0.IN14
Su[3] => Add0.IN13
Su[4] => Add0.IN12
Su[5] => Add0.IN11
Su[6] => Add0.IN10
Su[7] => Add0.IN1
Su[7] => Add0.IN2
Su[7] => Add0.IN3
Su[7] => Add0.IN4
Su[7] => Add0.IN5
Su[7] => Add0.IN6
Su[7] => Add0.IN7
Su[7] => Add0.IN8
Su[7] => Add0.IN9
St[0] => Add1.IN16
St[1] => Add1.IN15
St[2] => Add1.IN14
St[3] => Add1.IN13
St[4] => Add1.IN12
St[5] => Add1.IN11
St[6] => Add1.IN10
St[7] => Add1.IN1
St[7] => Add1.IN2
St[7] => Add1.IN3
St[7] => Add1.IN4
St[7] => Add1.IN5
St[7] => Add1.IN6
St[7] => Add1.IN7
St[7] => Add1.IN8
St[7] => Add1.IN9
Sr[0] => Add2.IN16
Sr[1] => Add2.IN15
Sr[2] => Add2.IN14
Sr[3] => Add2.IN13
Sr[4] => Add2.IN12
Sr[5] => Add2.IN11
Sr[6] => Add2.IN10
Sr[7] => Add2.IN1
Sr[7] => Add2.IN2
Sr[7] => Add2.IN3
Sr[7] => Add2.IN4
Sr[7] => Add2.IN5
Sr[7] => Add2.IN6
Sr[7] => Add2.IN7
Sr[7] => Add2.IN8
Sr[7] => Add2.IN9
Sn[0] => Add3.IN16
Sn[1] => Add3.IN15
Sn[2] => Add3.IN14
Sn[3] => Add3.IN13
Sn[4] => Add3.IN12
Sn[5] => Add3.IN11
Sn[6] => Add3.IN10
Sn[7] => Add3.IN1
Sn[7] => Add3.IN2
Sn[7] => Add3.IN3
Sn[7] => Add3.IN4
Sn[7] => Add3.IN5
Sn[7] => Add3.IN6
Sn[7] => Add3.IN7
Sn[7] => Add3.IN8
Sn[7] => Add3.IN9
Ti[0] <= Ti[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[1] <= Ti[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[2] <= Ti[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[3] <= Ti[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[4] <= Ti[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[5] <= Ti[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[6] <= Ti[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[7] <= Ti[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[8] <= Ti[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[9] <= Ti[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[10] <= Ti[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[11] <= Ti[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[12] <= Ti[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[13] <= Ti[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[14] <= Ti[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ti[15] <= Ti[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


