---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 226
      num_constraints: 226
      at: 5a81f46d87f44db5996724a0b22761d0fa4e8909eafc8e474a92b52430b8cfad
      bt: 70b369769d3801031f90ec022ea0b7a626b40ee9f72e89f9bf3b4e5d75ded22d
      ct: 5c4c29895605623daa2d6c270ec8a463882fc2900921961ca3a9d73ef91dbc16
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  gt &v5, v2, v3"
      - "  eq &v6, v5, v4"
      - "  assert v6"
      - "decl f1: <7>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <8>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <9>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <10>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <11>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <12>"
      - "  retn false"
      - "decl f7: <13>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <14>"
      - "  retn false"
      - "decl f9: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <16>"
      - "  retn 'a'"
      - "decl f11: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <18>"
      - "  retn 'a'"
      - "decl f13: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <20>"
      - "  retn []"
      - "decl f15: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <22>"
      - "  retn []"
      - "decl f17: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <24>"
      - "  retn []group"
      - "decl f19: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <26>"
      - "  retn []group"
      - "decl f21: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <28>"
      - "  retn 0"
      - "decl f23: <29>"
      - "  retn [0]"
      - "decl f24: <30>"
      - "  retn 0"
      - "decl f25: <31>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <32>"
      - "  retn 0"
      - "decl f27: <33>"
      - "  retn [0, 0]"
      - "decl f28: <34>"
      - "  retn 0"
      - "decl f29: <35>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <36>"
      - "  retn 0"
      - "decl f31: <37>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <38>"
      - "  retn 0"
      - "decl f33: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <40>"
      - "  retn 0"
      - "decl f35: <41>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <42>"
      - "  retn 0"
      - "decl f37: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <44>"
      - "  retn 0"
      - "decl f39: <45>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <46>"
      - "  retn 0"
      - "decl f41: <47>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <48>"
      - "  retn 0"
      - "decl f43: <49>"
      - "  retn [0]"
      - "decl f44: <50>"
      - "  retn 0"
      - "decl f45: <51>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <52>"
      - "  retn 0"
      - "decl f47: <53>"
      - "  retn [0, 0]"
      - "decl f48: <54>"
      - "  retn 0"
      - "decl f49: <55>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <56>"
      - "  retn 0"
      - "decl f51: <57>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <58>"
      - "  retn 0"
      - "decl f53: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <60>"
      - "  retn 0"
      - "decl f55: <61>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <62>"
      - "  retn 0"
      - "decl f57: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <64>"
      - "  retn 0"
      - "decl f59: <65>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <66>"
      - "  retn 0"
      - ""
    output:
      - input_file: u32_g.in
        output:
          registers: {}
      - input_file: u32_f.in
        output:
          registers: {}
    initial_ast: 86bc8995c6887a00fb2d6a0d975b5d7168fb3182d93954d6a2bf8b3d23c2836d
    imports_resolved_ast: 6b70a0d787857ab19cf51064c3c73627cb5116105ecb0d5f95b94a7dc2aed5e3
    canonicalized_ast: 2dd3371ea87bf5059f79b2919247bca31381110877e98ac8257e33db4ea669b3
    type_inferenced_ast: 509443c40375ae21e15a6bfa40667508bad9d77afc2510da000a45c9b4c3d165
