{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2450, "design__instance__area": 23670.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.001820824691094458, "power__switching__total": 0.0007559525547549129, "power__leakage__total": 3.479508237091977e-08, "power__total": 0.0025768119376152754, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26827654745942664, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2682264763995999, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5817727575464914, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.956601824829228, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.581773, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.458077, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.281566417040414, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2815176782482545, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3424487457199514, "timing__setup__ws__corner:nom_ss_100C_1v60": 4.791776000508038, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.342449, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.791776, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26432998205102387, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26446975913377735, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2690354681849485, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.37570481122933, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.269035, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.531362, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 32, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2622032942760563, "clock__skew__worst_setup": 0.262164269935637, "timing__hold__ws": 0.26472519370339215, "timing__setup__ws": 4.681024589331267, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264725, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.71108, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3333, "design__instance__area__stdcell": 24775, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.401464, "design__instance__utilization__stdcell": 0.401464, "design__rows": 91, "design__rows:unithd": 91, "design__sites": 49322, "design__sites:unithd": 49322, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 11.2608, "design__instance__count__class:inverter": 342, "design__instance__area__class:inverter": 1283.73, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 7619.81, "design__instance__count__class:multi_input_combinational_cell": 976, "design__instance__area__class:multi_input_combinational_cell": 7703.64, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "design__instance__count__class:timing_repair_buffer": 725, "design__instance__area__class:timing_repair_buffer": 5696.71, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 51301.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 72, "design__instance__area__class:clock_buffer": 997.206, "design__instance__count__class:clock_inverter": 30, "design__instance__area__class:clock_inverter": 357.843, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 375, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2429, "route__net__special": 2, "route__drc_errors__iter:0": 550, "route__wirelength__iter:0": 56093, "route__drc_errors__iter:1": 139, "route__wirelength__iter:1": 55230, "route__drc_errors__iter:2": 124, "route__wirelength__iter:2": 55184, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 55206, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 55203, "route__drc_errors": 0, "route__wirelength": 55203, "route__vias": 14729, "route__vias__singlecut": 14729, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 412, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2662566631424486, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26520844604410315, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5766237650572614, "timing__setup__ws__corner:min_tt_025C_1v80": 7.977239539173055, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.576624, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.502443, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2785010911827306, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27645705951428406, "timing__hold__ws__corner:min_ss_100C_1v60": 1.3205942269067221, "timing__setup__ws__corner:min_ss_100C_1v60": 4.871487351395256, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.320594, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.871487, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2622032942760563, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.262164269935637, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26472519370339215, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.38994319987823, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.264725, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.575681, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27102568179075426, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27306332967662866, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5868314889012667, "timing__setup__ws__corner:max_tt_025C_1v80": 7.929777947617234, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.586832, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.41613, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.28645484017839506, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2863954432448978, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3630573722197101, "timing__setup__ws__corner:max_ss_100C_1v60": 4.681024589331267, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.363057, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.71108, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2668933205539258, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2693958188333576, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27264469231777827, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.357162309836832, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.272645, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.489073, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00033044, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000349593, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.32021e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000349593, "design_powergrid__voltage__worst": 0.000349593, "design_powergrid__voltage__worst__net:VPWR": 1.79967, "design_powergrid__drop__worst": 0.000349593, "design_powergrid__drop__worst__net:VPWR": 0.00033044, "design_powergrid__voltage__worst__net:VGND": 0.000349593, "design_powergrid__drop__worst__net:VGND": 0.000349593, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.55e-05, "ir__drop__worst": 0.00033, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}