/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [13:0] celloutsig_0_40z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [9:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_55z;
  wire [12:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_34z ? celloutsig_0_28z : celloutsig_0_14z[4]);
  assign celloutsig_0_25z = !(celloutsig_0_8z ? celloutsig_0_18z[2] : in_data[63]);
  assign celloutsig_0_34z = !(celloutsig_0_14z[4] ? celloutsig_0_22z : celloutsig_0_31z[3]);
  assign celloutsig_0_46z = ~in_data[78];
  assign celloutsig_0_27z = ~celloutsig_0_8z;
  assign celloutsig_1_4z = celloutsig_1_2z[10] | ~(celloutsig_1_2z[0]);
  assign celloutsig_1_10z = celloutsig_1_8z[7] | celloutsig_1_7z[1];
  assign celloutsig_0_23z = celloutsig_0_14z[4] | celloutsig_0_2z[2];
  assign celloutsig_0_4z = { celloutsig_0_2z[8:0], celloutsig_0_0z } + { celloutsig_0_2z[7:2], celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[6:2], celloutsig_1_1z } + { celloutsig_1_0z[3:1], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_2z[5:1], celloutsig_0_3z } + { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_4z[7:6], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_28z } + { celloutsig_0_20z[4:3], celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] >= celloutsig_1_5z[2:0];
  assign celloutsig_1_19z = { in_data[155:107], celloutsig_1_13z } >= { celloutsig_1_9z[11:5], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_13z = celloutsig_1_3z[15:1] && { celloutsig_1_9z[10:8], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_4z[5:2] && celloutsig_0_7z[8:5];
  assign celloutsig_0_3z = { in_data[70:67], celloutsig_0_0z } && in_data[48:44];
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_2z[7]);
  assign celloutsig_1_12z = celloutsig_1_6z & ~(celloutsig_1_3z[7]);
  assign celloutsig_0_9z = celloutsig_0_0z & ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_5z & ~(celloutsig_0_7z[8]);
  assign celloutsig_0_15z = in_data[66] & ~(celloutsig_0_5z);
  assign celloutsig_0_28z = celloutsig_0_27z & ~(celloutsig_0_5z);
  assign celloutsig_0_7z = celloutsig_0_6z ? { celloutsig_0_2z[1], celloutsig_0_4z } : { in_data[17:9], 1'h0, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_16z[5] ? { in_data[167:161], celloutsig_1_10z } : celloutsig_1_3z[13:6];
  assign celloutsig_1_7z = - in_data[100:98];
  assign celloutsig_0_2z = - { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[32:22] !== in_data[18:8];
  assign celloutsig_0_36z = ~ celloutsig_0_11z;
  assign celloutsig_0_37z = ~ { celloutsig_0_20z[8:1], celloutsig_0_3z };
  assign celloutsig_0_56z = ~ { celloutsig_0_46z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_37z };
  assign celloutsig_1_1z = ~ in_data[110:100];
  assign celloutsig_1_14z = ~ { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_20z = ~ celloutsig_0_7z[10:1];
  assign celloutsig_0_16z = | { celloutsig_0_7z[10:5], celloutsig_0_0z };
  assign celloutsig_0_32z = | { celloutsig_0_2z[7:0], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_0_39z = | celloutsig_0_7z[7:0];
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_3z, in_data[57:53], celloutsig_0_0z };
  assign celloutsig_1_11z = ^ { celloutsig_1_5z[2:1], celloutsig_1_10z };
  assign celloutsig_0_22z = ^ { in_data[57:52], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[159:153] >> in_data[153:147];
  assign celloutsig_1_2z = { celloutsig_1_1z[8:7], celloutsig_1_1z } >> { in_data[148:147], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[108:105], celloutsig_1_4z } >> celloutsig_1_2z[12:8];
  assign celloutsig_1_8z = { celloutsig_1_3z[8:2], celloutsig_1_6z } >> { celloutsig_1_5z[3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_11z = celloutsig_0_10z[5:2] >> celloutsig_0_2z[5:2];
  assign celloutsig_0_1z = in_data[54:51] >> { in_data[3:1], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_14z[4:1] >> { celloutsig_0_7z[3:2], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_42z = { celloutsig_0_40z[11:5], celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_27z } << { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_55z = { celloutsig_0_40z[10:0], celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_16z } >> { celloutsig_0_42z, celloutsig_0_10z };
  assign celloutsig_1_16z = celloutsig_1_14z[11:5] >> celloutsig_1_3z[13:7];
  assign celloutsig_0_18z = { in_data[28:23], celloutsig_0_6z, celloutsig_0_12z } >> { celloutsig_0_2z[8:2], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z } >>> { celloutsig_0_2z[6:2], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_1z[7:5], celloutsig_1_5z, celloutsig_1_5z } - in_data[182:170];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_40z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_40z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_18z };
  assign { out_data[135:128], out_data[96], out_data[52:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
