// nextpnr-ecp5 --json synth/trellis_ulx3s/build/synth.json --lpf synth/trellis_ulx3s/nextpnr_ecp5.lpf --85k --package CABGA381 --textcfg synth/trellis_ulx3s/build/ulx3s
// sv2v synth/trellis_ulx3s/ulx3s.v rtl/top.sv third_party/basejump_stl/bsg_misc/bsg_counter_up_down.sv -w synth/build/rtl.sv2v.v 
module ulx3s (
    input wire clkin,
    input wire reset_ni,
    input wire [3:1] btn,
    output wire [3:0] led
);

wire clk;

(* FREQUENCY_PIN_CLKI="25" *)
(* FREQUENCY_PIN_CLKOP="50" *)
(* ICP_CURRENT="12" *) (* LPF_RESISTOR="8" *) (* MFG_ENABLE_FILTEROPAMP="1" *) (* MFG_GMCREF_SEL="2" *)
EHXPLLL #(
        .PLLRST_ENA("DISABLED"),
        .INTFB_WAKE("DISABLED"),
        .STDBY_ENABLE("DISABLED"),
        .DPHASE_SOURCE("DISABLED"),
        .OUTDIVIDER_MUXA("DIVA"),
        .OUTDIVIDER_MUXB("DIVB"),
        .OUTDIVIDER_MUXC("DIVC"),
        .OUTDIVIDER_MUXD("DIVD"),
        .CLKI_DIV(1),               //Refclk divisor
        .CLKOP_ENABLE("ENABLED"),
        .CLKOP_DIV(12),              //clkout0 divisor
        .CLKOP_CPHASE(2),
        .CLKOP_FPHASE(0),
        .FEEDBK_PATH("CLKOP"),
        .CLKFB_DIV(2)   //Feedback Divisor
    ) pll (
        .RST(1'b0),
        .STDBY(1'b0),
        .CLKI(clkin),
        .CLKOP(clk),
        .CLKFB(clk),
        .CLKINTFB(),
        .PHASESEL0(1'b0),
        .PHASESEL1(1'b0),
        .PHASEDIR(1'b1),
        .PHASESTEP(1'b1),
        .PHASELOADREG(1'b1),
        .PLLWAKESYNC(1'b0),
        .ENCLKOP(1'b0),
        .LOCK(locked)
	);

    top top_inst(
        .clk_i(clk),
        .reset_i(!reset_ni),
        .a_i(btn[1]),
        .b_i(btn[2]),
        .c_i(btn[3]),
        .d_o(led[0])
    );
    assign led[3:1] = btn[3:1];

endmodule