* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 13 2017 23:43:07

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : d1.countZ0Z_12
T_10_18_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_43
T_11_18_sp4_h_l_0
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_0/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : d1_m59_15
T_12_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_40
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : d1.tens_1_sqmuxa
T_13_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : d1.m59_15_7
T_11_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

End 

Net : d1.N_24_1
T_13_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_2/in_3

End 

Net : un1_thousands_axbxc3_m5_e_5
T_12_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

T_12_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_46
T_13_19_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_15_17_sp4_v_t_42
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_46
T_13_19_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_15_17_sp4_v_t_42
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_11_17_sp4_v_t_42
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_46
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_2/in_1

End 

Net : d1_m59_15_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : d1.N_29_1
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_5/in_3

End 

Net : d1.countZ0Z_3
T_10_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

End 

Net : d1.m59_15_1
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_5
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_4/in_3

End 

Net : d1.countZ0Z_0
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : d1.s_up
T_12_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : d1.countZ0Z_2
T_10_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_1

End 

Net : d1.countZ0Z_8
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_sp4_h_l_3
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_sp4_h_l_3
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_7/in_1

End 

Net : d1.m59_15_8
T_11_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : d1.countZ0Z_14
T_10_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/in_1

End 

Net : display2.prescaler_2_cry_13_THRU_CO
T_14_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_2
T_15_18_lc_trk_g3_7
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : display2.prescaler_2_cry_13
T_14_18_wire_logic_cluster/lc_4/cout
T_14_18_wire_logic_cluster/lc_5/in_3

Net : display2_prescaler_1
T_15_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : display2.prescaler_2_cry_22
T_14_19_wire_logic_cluster/lc_5/cout
T_14_19_wire_logic_cluster/lc_6/in_3

End 

Net : display1_prescaler_1
T_11_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : display1.prescaler_2_cry_22
T_12_21_wire_logic_cluster/lc_5/cout
T_12_21_wire_logic_cluster/lc_6/in_3

End 

Net : display2_prescaler_0
T_15_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_18_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : display1_prescaler_0
T_11_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_5/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_7/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : d1.N_34_1_cascade_
T_13_19_wire_logic_cluster/lc_5/ltout
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : display2_prescaler_2
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_7
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : d1.g0_0_0_a2_14
T_11_17_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_37
T_12_19_sp4_h_l_6
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : display1_prescaler_2
T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_2/in_1

End 

Net : display2.prescaler_2_cry_21
T_14_19_wire_logic_cluster/lc_4/cout
T_14_19_wire_logic_cluster/lc_5/in_3

Net : display1.prescaler_2_cry_21
T_12_21_wire_logic_cluster/lc_4/cout
T_12_21_wire_logic_cluster/lc_5/in_3

Net : d2.countZ0Z_15
T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_6/in_1

End 

Net : s_clear
T_14_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_11
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_11
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_11
T_12_18_lc_trk_g2_3
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

T_14_19_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_11
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_14_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_7/out
T_14_14_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_7/out
T_14_14_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : d2.g0_0_a2_11
T_15_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_7/in_0

End 

Net : d1.countZ0Z_11
T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_2/in_1

End 

Net : d1.N_24_1_cascade_
T_13_18_wire_logic_cluster/lc_6/ltout
T_13_18_wire_logic_cluster/lc_7/in_2

End 

Net : display2.prescaler_2_cry_14_THRU_CO
T_14_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : display2.prescaler_2_cry_14
T_14_18_wire_logic_cluster/lc_5/cout
T_14_18_wire_logic_cluster/lc_6/in_3

Net : d1.countZ0Z_10
T_10_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : d1.N_29_1_cascade_
T_13_18_wire_logic_cluster/lc_2/ltout
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : display1.prescaler_2_cry_14_THRU_CO
T_12_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : display1.prescaler_2_cry_14
T_12_20_wire_logic_cluster/lc_5/cout
T_12_20_wire_logic_cluster/lc_6/in_3

Net : d1.countZ0Z_1
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g2_2
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_2/in_0

End 

Net : display2_prescaler_3
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : d1.countZ0Z_9
T_10_18_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : d1.countZ0Z_13
T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_6/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g3_4
T_10_18_wire_logic_cluster/lc_4/in_1

End 

Net : display2.prescaler_2_cry_20
T_14_19_wire_logic_cluster/lc_3/cout
T_14_19_wire_logic_cluster/lc_4/in_3

Net : display1.prescaler_2_cry_20
T_12_21_wire_logic_cluster/lc_3/cout
T_12_21_wire_logic_cluster/lc_4/in_3

Net : display1_prescaler_3
T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : d2.g0_0_a2_10
T_15_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_7/in_1

End 

Net : d2.countZ0Z_10
T_16_20_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_42
T_15_19_lc_trk_g1_7
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_42
T_15_19_lc_trk_g0_7
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g2_5_0
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : unitsZ0Z_0
T_12_18_wire_logic_cluster/lc_7/out
T_10_18_sp12_h_l_1
T_10_18_sp4_h_l_0
T_12_18_lc_trk_g2_5
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_10_18_sp12_h_l_1
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_10_18_sp12_h_l_1
T_10_18_sp4_h_l_0
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_7/in_0

End 

Net : d1.countZ0Z_16
T_10_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : d2.g0_0_a2_13
T_15_20_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_7/in_3

End 

Net : d2.g0_0_a2_9_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : d2.syncZ0Z_1
T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : d2.stateZ0
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_3/in_0

End 

Net : display1.prescaler_2_cry_13_THRU_CO
T_12_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_7
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : display1.prescaler_2_cry_13
T_12_20_wire_logic_cluster/lc_4/cout
T_12_20_wire_logic_cluster/lc_5/in_3

Net : d2.countZ0Z_9
T_16_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g2_0
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_5/in_3

End 

Net : display2_prescaler_4
T_15_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : display1.prescaler_2_cry_19
T_12_21_wire_logic_cluster/lc_2/cout
T_12_21_wire_logic_cluster/lc_3/in_3

Net : display1_prescaler_4
T_11_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g0_6
T_12_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g0_6
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : display2.prescaler_2_cry_19
T_14_19_wire_logic_cluster/lc_2/cout
T_14_19_wire_logic_cluster/lc_3/in_3

Net : unitsZ0Z_2
T_12_18_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_12_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_1/in_0

End 

Net : d1.g0_0_0_a2_7
T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_4/in_0

End 

Net : d1.syncZ0Z_1
T_12_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_46
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : d2.countZ0Z_12
T_16_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g2_3
T_15_20_wire_logic_cluster/lc_4/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_6/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_3/in_1

End 

Net : unitsZ0Z_1
T_12_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_10_18_sp12_v_t_23
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_40
T_12_18_lc_trk_g0_5
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : d2.idle_i
T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_16_21_sp12_v_t_23
T_16_33_lc_trk_g1_0
T_16_33_wire_gbuf/in

End 

Net : d2.idle_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

End 

Net : d1.countZ0Z_15
T_10_18_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_44
T_11_17_sp4_h_l_2
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g0_6
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : d1.N_9_i_cascade_
T_12_18_wire_logic_cluster/lc_5/ltout
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : unitsZ0Z_3
T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_10_18_sp4_h_l_9
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_41
T_10_17_sp4_h_l_10
T_11_17_lc_trk_g3_2
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : display2_prescaler_5
T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : d1.m59_14_sx
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g1_5
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : d1.countZ0Z_7
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_14_17_sp4_h_l_4
T_13_17_lc_trk_g0_4
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : display2.prescaler_2_cry_18
T_14_19_wire_logic_cluster/lc_1/cout
T_14_19_wire_logic_cluster/lc_2/in_3

Net : display1_prescaler_5
T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : display1.prescaler_2_cry_18
T_12_21_wire_logic_cluster/lc_1/cout
T_12_21_wire_logic_cluster/lc_2/in_3

Net : display2.prescaler_2_cry_8_THRU_CO
T_14_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_5
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_10_12_0_
T_14_18_wire_logic_cluster/carry_in_mux/cout
T_14_18_wire_logic_cluster/lc_0/in_3

Net : d1.m5_eZ0Z_12
T_12_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : N_68_mux
T_11_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_5/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : d1.m5_eZ0Z_17
T_11_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_3/in_3

End 

Net : display1_prescaler_19
T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g0_0_0_a2_8_cascade_
T_11_17_wire_logic_cluster/lc_3/ltout
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : d1.tens_1_sqmuxa_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : d2.countZ0Z_11
T_16_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : d2.countZ0Z_8
T_16_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : un1_thousands_axbxc3_m5_e_4
T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : un1_thousands_axbxc3_m5_e_1
T_13_20_wire_logic_cluster/lc_5/out
T_13_13_sp12_v_t_22
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : thousandsZ0Z_1
T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g2_6
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

End 

Net : d2.countZ0Z_4
T_16_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : d2.g0_0_a2_12
T_15_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g3_0
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : d2.countZ0Z_16
T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_4/in_3

T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : display1_prescaler_18
T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_1/in_1

End 

Net : display1_prescaler_20
T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g0_3
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g0_3
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

End 

Net : d1.countZ0Z_6
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : d2.countZ0Z_7
T_16_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_5/in_0

End 

Net : display2_prescaler_6
T_15_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_3/in_3

End 

Net : d2.countZ0Z_2
T_16_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : display1_prescaler_6
T_11_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : display1.prescaler_2_cry_17
T_12_21_wire_logic_cluster/lc_0/cout
T_12_21_wire_logic_cluster/lc_1/in_3

Net : display2.prescaler_2_cry_17
T_14_19_wire_logic_cluster/lc_0/cout
T_14_19_wire_logic_cluster/lc_1/in_3

Net : d2.countZ0Z_14
T_16_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : d2.countZ0Z_1
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_2/in_0

End 

Net : d2.countZ0Z_5
T_16_19_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : d1_m18_2
T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_10
T_11_15_sp4_v_t_47
T_11_18_lc_trk_g1_7
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : d1.m59_14_2
T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : display1_prescaler_17
T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

End 

Net : d1.countZ0Z_4
T_10_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_6
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : d1.m5_eZ0Z_14
T_11_19_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_42
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_3/in_0

End 

Net : display1_prescaler_10
T_12_20_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_42
T_11_19_lc_trk_g0_7
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : d2.countZ0Z_13
T_16_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_7/in_3

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_4/in_1

End 

Net : d2.countZ0Z_0
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : d1_state
T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_11_17_sp4_v_t_40
T_11_18_lc_trk_g2_0
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_11_17_sp4_v_t_40
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : d2.countZ0Z_3
T_16_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_1/in_0

End 

Net : d1.m59_14_sx_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : d1_m59_14_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : d1.sync_1_RNIKI1CZ0
T_11_16_wire_logic_cluster/lc_2/out
T_6_16_sp12_h_l_0
T_0_16_span12_horz_15
T_0_16_lc_trk_g0_7
T_0_16_wire_gbuf/in

End 

Net : d1.N_53_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

End 

Net : display2_prescaler_7
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_6/in_0

End 

Net : display1_prescaler_7
T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_8_15_0_
T_12_21_wire_logic_cluster/carry_in_mux/cout
T_12_21_wire_logic_cluster/lc_0/in_3

Net : bfn_10_13_0_
T_14_19_wire_logic_cluster/carry_in_mux/cout
T_14_19_wire_logic_cluster/lc_0/in_3

Net : d2.countZ0Z_6
T_16_19_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : d1.countZ0Z_5
T_10_17_wire_logic_cluster/lc_4/out
T_11_17_sp4_h_l_8
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

End 

Net : d1.g0_0_0_a2_10
T_11_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_0
T_13_19_lc_trk_g0_5
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : display2_prescaler_9
T_16_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_3
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_46
T_16_17_lc_trk_g3_3
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : display2_prescaler_8
T_15_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : display1_prescaler_8
T_11_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : display1.prescaler_2_cry_8_THRU_CO
T_12_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g2_0
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_14_0_
T_12_20_wire_logic_cluster/carry_in_mux/cout
T_12_20_wire_logic_cluster/lc_0/in_3

Net : thousandsZ0Z_0
T_14_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_16_sp4_v_t_43
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g0_4
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : display2_prescaler_14
T_15_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : d1.m11_eZ0Z_19_cascade_
T_16_17_wire_logic_cluster/lc_0/ltout
T_16_17_wire_logic_cluster/lc_1/in_2

End 

Net : N_69_mux
T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_3/in_3

End 

Net : d1.m11_eZ0Z_16
T_15_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : thousandsZ0Z_2
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_47
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g2_10_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : d1.g2Z0Z_8
T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : hundredsZ0Z_2
T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_37
T_13_17_lc_trk_g3_5
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : d1_m26_1
T_13_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : d1_m26_2
T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : display2_prescaler_15
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : d1.g0_0_0_a2_9
T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : hundredsZ0Z_1
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_7_18_sp12_h_l_1
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_47
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_47
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : d2.un3_count_cry_15
T_16_20_wire_logic_cluster/lc_6/cout
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : display1.prescaler_2_cry_15
T_12_20_wire_logic_cluster/lc_6/cout
T_12_20_wire_logic_cluster/lc_7/in_3

Net : hundredsZ0Z_3
T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_13_20_lc_trk_g1_2
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_14_18_sp4_h_l_10
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : display2.prescaler_2_cry_15
T_14_18_wire_logic_cluster/lc_6/cout
T_14_18_wire_logic_cluster/lc_7/in_3

Net : d1.un3_count_cry_15
T_10_18_wire_logic_cluster/lc_6/cout
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : d1.m11_eZ0Z_8
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_0/in_3

End 

Net : d1.m5_eZ0Z_8
T_11_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_2/in_3

End 

Net : d1.m5_eZ0Z_19_cascade_
T_11_20_wire_logic_cluster/lc_2/ltout
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : d1.m11_eZ0Z_17
T_15_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : d1.m11_eZ0Z_12_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : display2_prescaler_19
T_14_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_0/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : display2_prescaler_18
T_14_19_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_1/in_1

End 

Net : d1_m59_14
T_13_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_43
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_3/in_0

End 

Net : display2_prescaler_20
T_14_19_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : tensZ0Z_0
T_13_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_46
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_6
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_14_sp4_v_t_38
T_10_18_sp4_h_l_3
T_11_18_lc_trk_g2_3
T_11_18_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : d1.g2Z0Z_5_cascade_
T_12_17_wire_logic_cluster/lc_6/ltout
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : d1.g2Z0Z_9
T_12_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : tensZ0Z_2
T_11_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_46
T_12_19_sp4_h_l_5
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_3/in_0

End 

Net : tensZ0Z_1
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_18_sp4_v_t_44
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_2/in_0

End 

Net : display1_prescaler_9
T_11_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_2/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g0_5
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

End 

Net : d2.un3_count_cry_14
T_16_20_wire_logic_cluster/lc_5/cout
T_16_20_wire_logic_cluster/lc_6/in_3

Net : d1.un3_count_cry_14
T_10_18_wire_logic_cluster/lc_5/cout
T_10_18_wire_logic_cluster/lc_6/in_3

Net : d1.g2_6
T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_6/in_1

End 

Net : d1.g2Z0Z_3_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : display2_prescaler_17
T_14_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : tensZ0Z_3
T_13_18_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_10_19_sp4_h_l_8
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : N_68_mux_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : un1_units_2_ac0_3_1
T_11_19_wire_logic_cluster/lc_3/out
T_5_19_sp12_h_l_1
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_cry_7_THRU_CO
T_12_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

End 

Net : display1.prescaler_2_cry_7
T_12_19_wire_logic_cluster/lc_6/cout
T_12_19_wire_logic_cluster/lc_7/in_3

Net : display2.prescaler_2_cry_7_THRU_CO
T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : un1_units_2_ac0_1_out
T_15_18_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_42
T_13_18_sp4_h_l_0
T_12_18_lc_trk_g1_0
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : display2.prescaler_2_cry_7
T_14_17_wire_logic_cluster/lc_6/cout
T_14_17_wire_logic_cluster/lc_7/in_3

Net : d1.m11_eZ0Z_14
T_15_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_1/in_0

End 

Net : d1_m22_2
T_12_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_44
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : un1_hundreds_2_ac0_out
T_12_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_3/in_0

End 

Net : d2.trans_dn_1_11
T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : d2.trans_dn_1_14_cascade_
T_15_20_wire_logic_cluster/lc_2/ltout
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : display2_prescaler_10
T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : d1.un3_count_cry_13
T_10_18_wire_logic_cluster/lc_4/cout
T_10_18_wire_logic_cluster/lc_5/in_3

Net : d2.un3_count_cry_13
T_16_20_wire_logic_cluster/lc_4/cout
T_16_20_wire_logic_cluster/lc_5/in_3

Net : d1.m11_eZ0Z_13
T_15_18_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : d1.m5_eZ0Z_13
T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : display2_prescaler_12
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_3/in_1

End 

Net : display1_prescaler_13
T_12_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_0/in_0

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : display1_prescaler_12
T_12_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : display2_prescaler_13
T_14_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : display1_prescaler_16
T_12_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : display2_prescaler_16
T_14_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : un1_tens_2_ac0_1_0_cascade_
T_11_18_wire_logic_cluster/lc_2/ltout
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : un1_hundreds_2_ac0_3_1
T_13_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_5/in_0

End 

Net : display1_prescaler_22
T_12_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g3_5
T_11_21_wire_logic_cluster/lc_6/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : display2_prescaler_23
T_14_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : display2_prescaler_11
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : un1_hundreds_2_ac0_1_0
T_13_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : display1_prescaler_11
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_0/in_3

End 

Net : display1.prescaler_2_cry_12
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

Net : d2.un3_count_cry_12
T_16_20_wire_logic_cluster/lc_3/cout
T_16_20_wire_logic_cluster/lc_4/in_3

Net : display2.prescaler_2_cry_12
T_14_18_wire_logic_cluster/lc_3/cout
T_14_18_wire_logic_cluster/lc_4/in_3

Net : d1.un3_count_cry_12
T_10_18_wire_logic_cluster/lc_3/cout
T_10_18_wire_logic_cluster/lc_4/in_3

Net : un1_tens_2_ac0_out
T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : d1_m18_2_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : display1_prescaler_21
T_12_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_4/in_1

End 

Net : display2_prescaler_22
T_14_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : d1.g0_i_a4_2
T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : hundredsZ0Z_0
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_7/in_3

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_17_lc_trk_g1_2
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_2/in_0

End 

Net : display1_prescaler_23
T_12_21_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_cry_5_THRU_CO
T_12_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : display1.prescaler_2_cry_5
T_12_19_wire_logic_cluster/lc_4/cout
T_12_19_wire_logic_cluster/lc_5/in_3

Net : display2.prescaler_2_cry_5
T_14_17_wire_logic_cluster/lc_4/cout
T_14_17_wire_logic_cluster/lc_5/in_3

Net : display2.prescaler_2_cry_5_THRU_CO
T_14_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : d1.m59_14_2_0
T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : display2_prescaler_21
T_14_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : d2.un3_count_cry_11
T_16_20_wire_logic_cluster/lc_2/cout
T_16_20_wire_logic_cluster/lc_3/in_3

Net : display1.prescaler_2_cry_11
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : d1.un3_count_cry_11
T_10_18_wire_logic_cluster/lc_2/cout
T_10_18_wire_logic_cluster/lc_3/in_3

Net : display2.prescaler_2_cry_11
T_14_18_wire_logic_cluster/lc_2/cout
T_14_18_wire_logic_cluster/lc_3/in_3

Net : N_45
T_16_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : d1.m5_eZ0Z_16_cascade_
T_11_20_wire_logic_cluster/lc_1/ltout
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : display1_prescaler_14
T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_5/in_1

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : display1_digit_posn
T_11_21_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_46
T_9_19_sp4_h_l_5
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_39
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_46
T_9_19_sp4_h_l_5
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_0/in_1

End 

Net : N_58
T_11_19_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_5/in_0

End 

Net : display1_prescaler_15
T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_11_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_6/in_3

End 

Net : display2.prescaler_2_cry_10
T_14_18_wire_logic_cluster/lc_1/cout
T_14_18_wire_logic_cluster/lc_2/in_3

Net : d2.un3_count_cry_10
T_16_20_wire_logic_cluster/lc_1/cout
T_16_20_wire_logic_cluster/lc_2/in_3

Net : display1.prescaler_2_cry_10
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : d1.un3_count_cry_10
T_10_18_wire_logic_cluster/lc_1/cout
T_10_18_wire_logic_cluster/lc_2/in_3

Net : d1.m22_0_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : N_39
T_16_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_2/in_0

End 

Net : un1_tens_2_ac0_3_1
T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_7/in_1

End 

Net : un1_tens_2_ac0_out_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : N_69_mux_cascade_
T_16_17_wire_logic_cluster/lc_1/ltout
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : display1.prescaler_2_cry_3
T_12_19_wire_logic_cluster/lc_2/cout
T_12_19_wire_logic_cluster/lc_3/in_3

Net : display1.prescaler_2_cry_3_THRU_CO
T_12_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_6/in_1

End 

Net : display2.prescaler_2_cry_3_THRU_CO
T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : display2.prescaler_2_cry_3
T_14_17_wire_logic_cluster/lc_2/cout
T_14_17_wire_logic_cluster/lc_3/in_3

Net : display1.prescaler_2_cry_9
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_9
T_10_18_wire_logic_cluster/lc_0/cout
T_10_18_wire_logic_cluster/lc_1/in_3

Net : display2.prescaler_2_cry_9
T_14_18_wire_logic_cluster/lc_0/cout
T_14_18_wire_logic_cluster/lc_1/in_3

Net : d2.un3_count_cry_9
T_16_20_wire_logic_cluster/lc_0/cout
T_16_20_wire_logic_cluster/lc_1/in_3

Net : display2.digit_dataZ0Z_2
T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_26_19_sp4_h_l_7
T_29_19_sp4_v_t_37
T_28_20_lc_trk_g2_5
T_28_20_input_2_5
T_28_20_wire_logic_cluster/lc_5/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_26_19_sp4_h_l_7
T_29_19_sp4_v_t_37
T_28_20_lc_trk_g2_5
T_28_20_input_2_7
T_28_20_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_26_19_sp4_h_l_7
T_29_19_sp4_v_t_37
T_28_20_lc_trk_g2_5
T_28_20_input_2_1
T_28_20_wire_logic_cluster/lc_1/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_44
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_26_19_sp4_h_l_7
T_28_19_lc_trk_g2_2
T_28_19_input_2_0
T_28_19_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_12_18_sp12_h_l_0
T_24_18_sp12_h_l_0
T_28_18_lc_trk_g0_3
T_28_18_input_2_1
T_28_18_wire_logic_cluster/lc_1/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_12_18_sp12_h_l_0
T_24_18_sp12_h_l_0
T_28_18_lc_trk_g0_3
T_28_18_input_2_5
T_28_18_wire_logic_cluster/lc_5/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_12_18_sp12_h_l_0
T_24_18_sp12_h_l_0
T_28_18_lc_trk_g1_3
T_28_18_input_2_6
T_28_18_wire_logic_cluster/lc_6/in_2

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : d1.g2_2_cascade_
T_13_18_wire_logic_cluster/lc_0/ltout
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : display2.digit_dataZ0Z_3
T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g3_2
T_28_20_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g3_2
T_28_20_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g3_2
T_28_20_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_19_lc_trk_g2_5
T_28_19_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_26_18_sp12_h_l_1
T_28_18_lc_trk_g1_6
T_28_18_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_26_18_sp12_h_l_1
T_28_18_lc_trk_g1_6
T_28_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_26_18_sp12_h_l_1
T_28_18_lc_trk_g1_6
T_28_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : N_42
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : d2.trans_dn_1_9_cascade_
T_15_19_wire_logic_cluster/lc_5/ltout
T_15_19_wire_logic_cluster/lc_6/in_2

End 

Net : d2.trans_dn_1_13
T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_6_12_0_
T_10_18_wire_logic_cluster/carry_in_mux/cout
T_10_18_wire_logic_cluster/lc_0/in_3

Net : bfn_12_14_0_
T_16_20_wire_logic_cluster/carry_in_mux/cout
T_16_20_wire_logic_cluster/lc_0/in_3

Net : N_55
T_11_18_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_7/in_0

End 

Net : d1.g0_i_o2_2_1
T_12_17_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_5/in_0

End 

Net : un1_thousands_ac0_1_0
T_14_21_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_37
T_14_20_lc_trk_g2_5
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : display1.digit_dataZ0Z_0
T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_5_16_sp4_v_t_44
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_5_16_sp4_v_t_44
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_5_16_sp4_v_t_44
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_6_20_sp4_h_l_4
T_5_16_sp4_v_t_44
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

End 

Net : display2.digit_dataZ0Z_1
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_26_18_sp4_h_l_10
T_29_18_sp4_v_t_38
T_28_19_lc_trk_g2_6
T_28_19_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_26_18_sp4_h_l_10
T_29_18_sp4_v_t_38
T_28_20_lc_trk_g1_3
T_28_20_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_26_18_sp4_h_l_10
T_29_18_sp4_v_t_38
T_28_20_lc_trk_g1_3
T_28_20_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_26_18_sp4_h_l_10
T_29_18_sp4_v_t_38
T_28_20_lc_trk_g1_3
T_28_20_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_26_18_sp4_h_l_10
T_28_18_lc_trk_g2_7
T_28_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_28_18_sp12_h_l_1
T_28_18_lc_trk_g0_2
T_28_18_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_sp12_h_l_1
T_28_18_sp12_h_l_1
T_28_18_lc_trk_g0_2
T_28_18_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : display2.digit_dataZ0Z_0
T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_18_lc_trk_g2_6
T_28_18_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_18_lc_trk_g2_6
T_28_18_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_18_lc_trk_g2_6
T_28_18_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_19_lc_trk_g2_3
T_28_19_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_20_lc_trk_g0_6
T_28_20_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_20_lc_trk_g0_6
T_28_20_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_25_17_sp4_h_l_10
T_28_17_sp4_v_t_38
T_28_20_lc_trk_g0_6
T_28_20_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g2_7
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : N_56_cascade_
T_10_20_wire_logic_cluster/lc_0/ltout
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : display1.digit_dataZ0Z_3
T_10_19_wire_logic_cluster/lc_4/out
T_11_19_sp4_h_l_8
T_7_19_sp4_h_l_11
T_6_19_sp4_v_t_40
T_5_20_lc_trk_g3_0
T_5_20_input_2_3
T_5_20_wire_logic_cluster/lc_3/in_2

T_10_19_wire_logic_cluster/lc_4/out
T_11_19_sp4_h_l_8
T_7_19_sp4_h_l_11
T_6_19_sp4_v_t_40
T_5_20_lc_trk_g3_0
T_5_20_wire_logic_cluster/lc_4/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_11_19_sp4_h_l_8
T_7_19_sp4_h_l_11
T_6_19_sp4_v_t_40
T_5_20_lc_trk_g3_0
T_5_20_wire_logic_cluster/lc_6/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_3_19_sp12_h_l_0
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_2/in_0

T_10_19_wire_logic_cluster/lc_4/out
T_3_19_sp12_h_l_0
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_4/in_0

T_10_19_wire_logic_cluster/lc_4/out
T_3_19_sp12_h_l_0
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_3_19_sp12_h_l_0
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_1/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : d1.un3_count_cry_7
T_10_17_wire_logic_cluster/lc_6/cout
T_10_17_wire_logic_cluster/lc_7/in_3

Net : d2.un3_count_cry_7
T_16_19_wire_logic_cluster/lc_6/cout
T_16_19_wire_logic_cluster/lc_7/in_3

Net : display2_digit_posn
T_16_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : d2.trans_dn_1_12
T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : d2.un3_count_cry_6
T_16_19_wire_logic_cluster/lc_5/cout
T_16_19_wire_logic_cluster/lc_6/in_3

Net : display2.prescaler_2_cry_6
T_14_17_wire_logic_cluster/lc_5/cout
T_14_17_wire_logic_cluster/lc_6/in_3

Net : d1.un3_count_cry_6
T_10_17_wire_logic_cluster/lc_5/cout
T_10_17_wire_logic_cluster/lc_6/in_3

Net : display1.prescaler_2_cry_6
T_12_19_wire_logic_cluster/lc_5/cout
T_12_19_wire_logic_cluster/lc_6/in_3

Net : display1.digit_dataZ0Z_1
T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_19_lc_trk_g3_2
T_5_19_input_2_7
T_5_19_wire_logic_cluster/lc_7/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_19_lc_trk_g3_2
T_5_19_input_2_1
T_5_19_wire_logic_cluster/lc_1/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_1/in_0

End 

Net : N_54_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : N_49_cascade_
T_10_19_wire_logic_cluster/lc_3/ltout
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : thousandsZ0Z_3
T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_18_sp4_h_l_11
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : display1.digit_dataZ0Z_2
T_10_19_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_39
T_8_20_sp4_h_l_2
T_4_20_sp4_h_l_2
T_5_20_lc_trk_g2_2
T_5_20_input_2_4
T_5_20_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_39
T_8_20_sp4_h_l_2
T_4_20_sp4_h_l_2
T_5_20_lc_trk_g2_2
T_5_20_input_2_6
T_5_20_wire_logic_cluster/lc_6/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_39
T_8_20_sp4_h_l_2
T_4_20_sp4_h_l_2
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_3/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_0_19_span12_horz_2
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_0_19_span12_horz_2
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_0_19_span12_horz_2
T_5_19_lc_trk_g1_5
T_5_19_input_2_2
T_5_19_wire_logic_cluster/lc_2/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_0_19_span12_horz_2
T_5_19_lc_trk_g1_5
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g2_7
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : d2.un3_count_cry_5
T_16_19_wire_logic_cluster/lc_4/cout
T_16_19_wire_logic_cluster/lc_5/in_3

Net : d1.un3_count_cry_5
T_10_17_wire_logic_cluster/lc_4/cout
T_10_17_wire_logic_cluster/lc_5/in_3

Net : d1.syncZ0Z_0
T_12_7_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_22
T_12_12_sp12_v_t_22
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : d1.un3_count_cry_4
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

Net : d2.un3_count_cry_4
T_16_19_wire_logic_cluster/lc_3/cout
T_16_19_wire_logic_cluster/lc_4/in_3

Net : display1.prescaler_2_cry_4
T_12_19_wire_logic_cluster/lc_3/cout
T_12_19_wire_logic_cluster/lc_4/in_3

Net : display2.prescaler_2_cry_4
T_14_17_wire_logic_cluster/lc_3/cout
T_14_17_wire_logic_cluster/lc_4/in_3

Net : d2.trans_dn_1_4_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : d1.un3_count_cry_3
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : d2.un3_count_cry_3
T_16_19_wire_logic_cluster/lc_2/cout
T_16_19_wire_logic_cluster/lc_3/in_3

Net : d2.syncZ0Z_0
T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp12_h_l_1
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_6/in_0

End 

Net : display2.prescaler_2_cry_2
T_14_17_wire_logic_cluster/lc_1/cout
T_14_17_wire_logic_cluster/lc_2/in_3

Net : display1.prescaler_2_cry_2
T_12_19_wire_logic_cluster/lc_1/cout
T_12_19_wire_logic_cluster/lc_2/in_3

Net : d2.un3_count_cry_2
T_16_19_wire_logic_cluster/lc_1/cout
T_16_19_wire_logic_cluster/lc_2/in_3

Net : d1.un3_count_cry_2
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : display1.prescaler_2_cry_1
T_12_19_wire_logic_cluster/lc_0/cout
T_12_19_wire_logic_cluster/lc_1/in_3

Net : display2.prescaler_2_cry_1
T_14_17_wire_logic_cluster/lc_0/cout
T_14_17_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_1
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : d2.un3_count_cry_1
T_16_19_wire_logic_cluster/lc_0/cout
T_16_19_wire_logic_cluster/lc_1/in_3

Net : DIGIT_c_1
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_22_14_sp4_h_l_11
T_26_14_sp4_h_l_2
T_29_10_sp4_v_t_45
T_30_10_sp4_h_l_1
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : DIGIT_c_0
T_11_21_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g0_0
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_11_17_sp12_v_t_23
T_0_29_span12_horz_3
T_5_29_sp4_h_l_7
T_4_29_sp4_v_t_36
T_0_29_span4_vert_t_12
T_0_30_lc_trk_g1_4
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : switch_clear_c
T_29_0_wire_io_cluster/io_0/D_IN_0
T_29_0_span12_vert_8
T_29_5_sp12_v_t_23
T_18_17_sp12_h_l_0
T_19_17_sp4_h_l_3
T_18_17_sp4_v_t_38
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_7/in_3

End 

Net : switch_up_c
T_29_0_wire_io_cluster/io_1/D_IN_0
T_29_0_span12_vert_12
T_18_7_sp12_h_l_0
T_6_7_sp12_h_l_0
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_5/in_3

End 

Net : SEG2_c_1
T_28_18_wire_logic_cluster/lc_6/out
T_29_16_sp4_v_t_40
T_30_16_sp4_h_l_5
T_33_16_lc_trk_g0_0
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_0
T_28_18_wire_logic_cluster/lc_1/out
T_28_15_sp12_v_t_22
T_29_15_sp12_h_l_1
T_33_15_lc_trk_g1_1
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_6
T_5_19_wire_logic_cluster/lc_1/out
T_5_19_sp4_h_l_7
T_0_19_span4_horz_7
T_0_15_span4_vert_t_13
T_0_17_lc_trk_g1_1
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_5
T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_0_19_span4_horz_13
T_0_15_span4_vert_t_14
T_0_17_lc_trk_g1_2
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG1_c_4
T_5_19_wire_logic_cluster/lc_7/out
T_4_19_sp4_h_l_6
T_0_19_span4_horz_19
T_0_19_span4_vert_t_15
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_3
T_5_19_wire_logic_cluster/lc_2/out
T_3_19_sp4_h_l_1
T_0_19_span4_horz_25
T_0_19_span4_vert_t_12
T_0_20_lc_trk_g1_4
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG1_c_2
T_5_20_wire_logic_cluster/lc_6/out
T_5_20_sp4_h_l_1
T_4_20_sp4_v_t_36
T_0_24_span4_horz_1
T_0_24_span4_vert_t_12
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

End 

Net : SEG1_c_1
T_5_20_wire_logic_cluster/lc_3/out
T_5_20_sp4_h_l_11
T_0_20_span4_horz_7
T_0_20_span4_vert_t_13
T_0_24_span4_vert_t_13
T_0_25_lc_trk_g0_5
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG1_c_0
T_5_20_wire_logic_cluster/lc_4/out
T_6_20_sp12_h_l_0
T_5_20_sp12_v_t_23
T_5_26_sp4_v_t_39
T_2_30_sp4_h_l_2
T_0_30_span4_horz_39
T_0_30_lc_trk_g1_7
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_2
T_28_18_wire_logic_cluster/lc_5/out
T_29_17_sp4_v_t_43
T_30_17_sp4_h_l_6
T_33_17_lc_trk_g1_3
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_3
T_28_19_wire_logic_cluster/lc_0/out
T_29_17_sp4_v_t_44
T_30_21_sp4_h_l_9
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_4
T_28_20_wire_logic_cluster/lc_5/out
T_29_19_sp4_v_t_43
T_30_23_sp4_h_l_6
T_33_23_lc_trk_g0_3
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG2_c_5
T_28_20_wire_logic_cluster/lc_7/out
T_28_20_sp4_h_l_3
T_31_20_sp4_v_t_45
T_31_24_sp4_v_t_41
T_32_28_sp4_h_l_4
T_33_28_lc_trk_g1_1
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_6
T_28_20_wire_logic_cluster/lc_1/out
T_29_18_sp4_v_t_46
T_29_22_sp4_v_t_39
T_29_26_sp4_v_t_40
T_30_30_sp4_h_l_11
T_33_30_lc_trk_g0_6
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

