// Seed: 2552469962
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3
);
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input wand id_11
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8
  );
  wire id_13;
  assign id_7 = 1 ? 1'b0 : id_8;
endmodule
