//File packet_data/ingress_dma created Fri Jan 08 21:43:54 2016
//
//This is a data file intended to be read in by a Verilog simulation.
//
// Packet 1 at port 3
0000003c // Length without CRC
00333333
33330044
44444444
08004500
002e0001
00004000
f977c0a8
0004c0a8
00034de5
af156b64
d29cdae0
c7330958
e9a6bba5
32f82afe
c9e1ae55
eeeeffff // End of pkt marker for pkt 1 (this is not sent).
