#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 21 17:24:35 2019
# Process ID: 14016
# Current directory: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/vivado.log
# Journal file: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
# open_wave_database axi_stream_counter.wdb
open_wave_config D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 17:42:58 2019...
