{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607309712145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607309712145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 15:55:12 2020 " "Processing started: Mon Dec 07 15:55:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607309712145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309712145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309712145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607309712835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607309712835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../../../../verilog/common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/qsys_block.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/qsys_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block " "Found entity 1: qsys_block" {  } { { "qsys_block/synthesis/qsys_block.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_irq_mapper " "Found entity 1: qsys_block_irq_mapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0 " "Found entity 1: qsys_block_mm_interconnect_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720590 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720590 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720590 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_006_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720606 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_006 " "Found entity 2: qsys_block_mm_interconnect_0_router_006" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_003_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720608 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_003 " "Found entity 2: qsys_block_mm_interconnect_0_router_003" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720610 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_002 " "Found entity 2: qsys_block_mm_interconnect_0_router_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720612 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_001 " "Found entity 2: qsys_block_mm_interconnect_0_router_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607309720614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720615 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router " "Found entity 2: qsys_block_mm_interconnect_0_router" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_sdram_input_efifo_module " "Found entity 1: qsys_block_sdram_input_efifo_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720629 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_sdram " "Found entity 2: qsys_block_sdram" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_onchip_ram " "Found entity 1: qsys_block_onchip_ram" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e " "Found entity 1: qsys_block_nios2e" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_register_bank_a_module " "Found entity 1: qsys_block_nios2e_cpu_register_bank_a_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_nios2e_cpu_register_bank_b_module " "Found entity 2: qsys_block_nios2e_cpu_register_bank_b_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: qsys_block_nios2e_cpu_nios2_oci_debug" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_nios2e_cpu_nios2_oci_break " "Found entity 4: qsys_block_nios2e_cpu_nios2_oci_break" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: qsys_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: qsys_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: qsys_block_nios2e_cpu_nios2_oci_itrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: qsys_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: qsys_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: qsys_block_nios2e_cpu_nios2_oci_fifo" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: qsys_block_nios2e_cpu_nios2_oci_pib" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_block_nios2e_cpu_nios2_oci_im " "Found entity 15: qsys_block_nios2e_cpu_nios2_oci_im" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: qsys_block_nios2e_cpu_nios2_performance_monitors" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: qsys_block_nios2e_cpu_nios2_avalon_reg" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: qsys_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_block_nios2e_cpu_nios2_ocimem " "Found entity 19: qsys_block_nios2e_cpu_nios2_ocimem" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_block_nios2e_cpu_nios2_oci " "Found entity 20: qsys_block_nios2e_cpu_nios2_oci" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_block_nios2e_cpu " "Found entity 21: qsys_block_nios2e_cpu" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_sysclk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_tck " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_tck" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_wrapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_test_bench " "Found entity 1: qsys_block_nios2e_cpu_test_bench" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_led " "Found entity 1: qsys_block_led" {  } { { "qsys_block/synthesis/submodules/qsys_block_led.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_block_jtag_uart_sim_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720658 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_jtag_uart_scfifo_w " "Found entity 2: qsys_block_jtag_uart_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720658 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_block_jtag_uart_sim_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720658 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_jtag_uart_scfifo_r " "Found entity 4: qsys_block_jtag_uart_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720658 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_jtag_uart " "Found entity 5: qsys_block_jtag_uart" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano " "Found entity 1: de0_nano" {  } { { "de0_nano.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/PLL0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 2 2 " "Found 2 design units, including 2 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator_altint_osc_i57 " "Found entity 1: oscillator_altint_osc_i57" {  } { { "oscillator.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/oscillator.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720663 ""} { "Info" "ISGN_ENTITY_NAME" "2 oscillator " "Found entity 2: oscillator" {  } { { "oscillator.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/oscillator.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720663 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607309720677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607309720677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607309720677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607309720679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0_nano.sv(24) " "Verilog HDL Instantiation warning at de0_nano.sv(24): instance has no name" {  } { { "de0_nano.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607309720711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano " "Elaborating entity \"de0_nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607309720779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:comb_3 " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:comb_3\"" {  } { { "de0_nano.sv" "comb_3" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_altint_osc_i57 oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component " "Elaborating entity \"oscillator_altint_osc_i57\" for hierarchy \"oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component\"" {  } { { "oscillator.v" "oscillator_altint_osc_i57_component" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/oscillator.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de0_nano.sv" "pll0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/PLL0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/PLL0.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309720909 ""}  } { { "PLL0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/PLL0.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309720909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/pll0_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309720950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309720950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de0_nano.sv" "monitor0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block qsys_block:qsys " "Elaborating entity \"qsys_block\" for hierarchy \"qsys_block:qsys\"" {  } { { "de0_nano.sv" "qsys" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309720981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart " "Elaborating entity \"qsys_block_jtag_uart\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\"" {  } { { "qsys_block/synthesis/qsys_block.v" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_w qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w " "Elaborating entity \"qsys_block_jtag_uart_scfifo_w\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_w" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "wfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721235 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309721235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309721482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309721482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_r qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r " "Elaborating entity \"qsys_block_jtag_uart_scfifo_r\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_r" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "qsys_block_jtag_uart_alt_jtag_atlantic" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309721813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309721813 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309721813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_led qsys_block:qsys\|qsys_block_led:led " "Elaborating entity \"qsys_block_led\" for hierarchy \"qsys_block:qsys\|qsys_block_led:led\"" {  } { { "qsys_block/synthesis/qsys_block.v" "led" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e qsys_block:qsys\|qsys_block_nios2e:nios2e " "Elaborating entity \"qsys_block_nios2e\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\"" {  } { { "qsys_block/synthesis/qsys_block.v" "nios2e" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu " "Elaborating entity \"qsys_block_nios2e_cpu\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "cpu" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_test_bench qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench " "Elaborating entity \"qsys_block_nios2e_cpu_test_bench\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_test_bench" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_a_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_a" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722785 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309722785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309722827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309722827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_b_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_b" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_debug qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_debug" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309722956 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309722956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_break qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_break" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309722959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_xbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_xbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dbrk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_itrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_itrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dtrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dtrace" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_td_mode qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_pib qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_pib" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_im qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_im" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_avalon_reg qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_avalon_reg" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_ocimem qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_ocimem" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_ociram_sp_ram_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"qsys_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_ociram_sp_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723307 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309723307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309723349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309723349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_wrapper qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_debug_slave_wrapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_tck qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_tck" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_sysclk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_sysclk" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "qsys_block_nios2e_cpu_debug_slave_phy" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723508 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309723508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_onchip_ram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram " "Elaborating entity \"qsys_block_onchip_ram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "onchip_ram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "the_altsyncram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_block_onchip_ram.hex " "Parameter \"init_file\" = \"qsys_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607309723600 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607309723600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lug1 " "Found entity 1: altsyncram_lug1" {  } { { "db/altsyncram_lug1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/altsyncram_lug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309723640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309723640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lug1 qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated " "Elaborating entity \"altsyncram_lug1\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram qsys_block:qsys\|qsys_block_sdram:sdram " "Elaborating entity \"qsys_block_sdram\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "sdram" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram_input_efifo_module qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module " "Elaborating entity \"qsys_block_sdram_input_efifo_module\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "the_qsys_block_sdram_input_efifo_module" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_block_mm_interconnect_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_block/synthesis/qsys_block.v" "mm_interconnect_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309723861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "led_s1_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router " "Elaborating entity \"qsys_block_mm_interconnect_0_router\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_002" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_003 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_003\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_003" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_003_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_003:router_003\|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_003:router_003\|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_006" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309724996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607309725017 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607309725018 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607309725018 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_irq_mapper qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper " "Elaborating entity \"qsys_block_irq_mapper\" for hierarchy \"qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper\"" {  } { { "qsys_block/synthesis/qsys_block.v" "irq_mapper" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "qsys_block/synthesis/qsys_block.v" "rst_controller" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/qsys_block.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309725206 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607309726247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.07.15:55:29 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl " "2020.12.07.15:55:29 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309729549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309732453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309732560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309737529 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607309738210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738694 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607309738763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309738763 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607309740880 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607309740880 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607309742284 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 352 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2878 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3896 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 398 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3500 -1 0 } } { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2099 -1 0 } } { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607309742405 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607309742405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "de0_nano.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/de0_nano.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607309743334 "|de0_nano|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607309743334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309743516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "283 " "283 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607309745142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/output_files/de0_nano.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/20.1/output_files/de0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309745622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607309747925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607309747925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2972 " "Implemented 2972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607309748237 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607309748237 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607309748237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2773 " "Implemented 2773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607309748237 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607309748237 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607309748237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607309748237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607309748323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 15:55:48 2020 " "Processing ended: Mon Dec 07 15:55:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607309748323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607309748323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607309748323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607309748323 ""}
