

================================================================
== Vivado HLS Report for 'L_drain_IO_L3_out'
================================================================
* Date:           Wed Apr 14 11:59:03 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      221| 0.370 us | 0.737 us |  111|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |      110|      220|  10 ~ 20 |          -|          -|      11|    no    |
        | + Loop 1.1  |        7|       17|         8|          1|          1| 1 ~ 11 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      160|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      126|    -|
|Register             |        0|      -|      288|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      288|      318|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln565_fu_217_p2                |     +    |      0|  0|  63|          63|          63|
    |c0_V_fu_144_p2                     |     +    |      0|  0|   6|           4|           1|
    |c1_V_fu_198_p2                     |     +    |      0|  0|   6|           5|           1|
    |ret_V_1_fu_208_p2                  |     +    |      0|  0|  38|          38|          38|
    |ret_V_fu_178_p2                    |     -    |      0|  0|   9|           9|           9|
    |ap_block_state10_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln555_fu_138_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln557_fu_192_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 160|         138|         130|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |L_blk_n_AW                             |   9|          2|    1|          2|
    |L_blk_n_B                              |   9|          2|    1|          2|
    |L_blk_n_W                              |   9|          2|    1|          2|
    |L_offset_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_phi_mux_p_065_0_in_i_phi_fu_118_p4  |   9|          2|    5|         10|
    |fifo_L_drain_local_in_V_blk_n          |   9|          2|    1|          2|
    |p_065_0_in_i_reg_115                   |   9|          2|    5|         10|
    |p_094_0_i_reg_104                      |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         27|   23|         49|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |L_addr_reg_265             |  63|   0|   64|          1|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |c0_V_reg_241               |   4|   0|    4|          0|
    |c1_V_reg_260               |   5|   0|    5|          0|
    |icmp_ln557_reg_256         |   1|   0|    1|          0|
    |lhs_V_reg_251              |  35|   0|   38|          3|
    |p_065_0_in_i_reg_115       |   5|   0|    5|          0|
    |p_094_0_i_reg_104          |   4|   0|    4|          0|
    |tmp_1063_reg_271           |  32|   0|   32|          0|
    |zext_ln548_cast_i_reg_232  |  62|   0|   63|          1|
    |icmp_ln557_reg_256         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 288|  32|  230|          5|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|m_axi_L_AWVALID                  | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWREADY                  |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWADDR                   | out |   64|    m_axi   |            L            |    pointer   |
|m_axi_L_AWID                     | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWLEN                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_AWSIZE                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_AWBURST                  | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_AWLOCK                   | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_AWCACHE                  | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWPROT                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_AWQOS                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWREGION                 | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWUSER                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WVALID                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WREADY                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WDATA                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_WSTRB                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_WLAST                    | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WID                      | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WUSER                    | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARVALID                  | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARREADY                  |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARADDR                   | out |   64|    m_axi   |            L            |    pointer   |
|m_axi_L_ARID                     | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARLEN                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_ARSIZE                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_ARBURST                  | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_ARLOCK                   | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_ARCACHE                  | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARPROT                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_ARQOS                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARREGION                 | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARUSER                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RVALID                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RREADY                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RDATA                    |  in |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_RLAST                    |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RID                      |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RUSER                    |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RRESP                    |  in |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_BVALID                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BREADY                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BRESP                    |  in |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_BID                      |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BUSER                    |  in |    1|    m_axi   |            L            |    pointer   |
|L_offset_dout                    |  in |   64|   ap_fifo  |         L_offset        |    pointer   |
|L_offset_empty_n                 |  in |    1|   ap_fifo  |         L_offset        |    pointer   |
|L_offset_read                    | out |    1|   ap_fifo  |         L_offset        |    pointer   |
|fifo_L_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%L_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %L_offset)" [src/kernel_kernel.cpp:548]   --->   Operation 15 'read' 'L_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %L_offset_read, i32 2, i32 63)" [src/kernel_kernel.cpp:548]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln548_cast_i = zext i62 %tmp to i63" [src/kernel_kernel.cpp:548]   --->   Operation 17 'zext' 'zext_ln548_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %.loopexit" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_094_0_i = phi i4 [ 0, %entry ], [ %c0_V, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'p_094_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln555 = icmp eq i4 %p_094_0_i, -5" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 22 'icmp' 'icmp_ln555' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_094_0_i, 1" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 24 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln555, label %.exit, label %.preheader.preheader.i" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i4 %p_094_0_i to i5" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 26 'zext' 'zext_ln555' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_094_0_i, i4 0)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 27 'bitconcatenate' 'shl_ln_i' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i8 %shl_ln_i to i9" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 28 'zext' 'zext_ln1352' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1352_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_094_0_i, i2 0)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 29 'bitconcatenate' 'shl_ln1352_1_i' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i6 %shl_ln1352_1_i to i9" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 30 'zext' 'zext_ln1352_1' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%ret_V = sub i9 %zext_ln1352, %zext_ln1352_1" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 31 'sub' 'ret_V' <Predicate = (!icmp_ln555)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i9 %ret_V to i37" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 32 'sext' 'sext_ln1352' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V = zext i37 %sext_ln1352 to i38" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 33 'zext' 'lhs_V' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 34 'br' <Predicate = (!icmp_ln555)> <Delay = 0.60>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:777]   --->   Operation 35 'ret' <Predicate = (icmp_ln555)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_065_0_in_i = phi i5 [ %c1_V, %hls_label_1 ], [ %zext_ln555, %.preheader.preheader.i ]"   --->   Operation 36 'phi' 'p_065_0_in_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.63ns)   --->   "%icmp_ln557 = icmp eq i5 %p_065_0_in_i, 11" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 37 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 11, i64 0)"   --->   Operation 38 'speclooptripcount' 'empty_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln557, label %.loopexit.loopexit, label %hls_label_1" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.34ns)   --->   "%c1_V = add i5 %p_065_0_in_i, 1" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 40 'add' 'c1_V' <Predicate = (!icmp_ln557)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = zext i5 %c1_V to i38" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 41 'zext' 'rhs_V' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%ret_V_1 = add nsw i38 %rhs_V, %lhs_V" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 42 'add' 'ret_V_1' <Predicate = (!icmp_ln557)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln565 = zext i38 %ret_V_1 to i63" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 43 'zext' 'zext_ln565' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.82ns)   --->   "%add_ln565 = add i63 %zext_ln548_cast_i, %zext_ln565" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 44 'add' 'add_ln565' <Predicate = (!icmp_ln557)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln565_1 = zext i63 %add_ln565 to i64" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 45 'zext' 'zext_ln565_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%L_addr = getelementptr float* %L, i64 %zext_ln565_1" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 46 'getelementptr' 'L_addr' <Predicate = (!icmp_ln557)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 47 [1/1] (1.21ns)   --->   "%tmp_1063 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_L_drain_local_in_V)" [src/kernel_kernel.cpp:564->src/kernel_kernel.cpp:777]   --->   Operation 47 'read' 'tmp_1063' <Predicate = (!icmp_ln557)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 48 [1/1] (2.43ns)   --->   "%L_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %L_addr, i32 1)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 48 'writereq' 'L_addr_i_req' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 49 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %L_addr, float %tmp_1063, i4 -1)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 49 'write' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 50 [5/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 50 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 51 [4/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 51 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 52 [3/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 52 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 53 [2/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 53 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 54 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:558->src/kernel_kernel.cpp:777]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 56 [1/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 56 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty_527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i)" [src/kernel_kernel.cpp:567->src/kernel_kernel.cpp:777]   --->   Operation 57 'specregionend' 'empty_527' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 58 'br' <Predicate = (!icmp_ln557)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ L_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
L_offset_read      (read             ) [ 000000000000]
tmp                (partselect       ) [ 000000000000]
zext_ln548_cast_i  (zext             ) [ 001111111111]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
br_ln555           (br               ) [ 011111111111]
p_094_0_i          (phi              ) [ 001000000000]
icmp_ln555         (icmp             ) [ 001111111111]
empty              (speclooptripcount) [ 000000000000]
c0_V               (add              ) [ 011111111111]
br_ln555           (br               ) [ 000000000000]
zext_ln555         (zext             ) [ 001111111111]
shl_ln_i           (bitconcatenate   ) [ 000000000000]
zext_ln1352        (zext             ) [ 000000000000]
shl_ln1352_1_i     (bitconcatenate   ) [ 000000000000]
zext_ln1352_1      (zext             ) [ 000000000000]
ret_V              (sub              ) [ 000000000000]
sext_ln1352        (sext             ) [ 000000000000]
lhs_V              (zext             ) [ 000111111110]
br_ln557           (br               ) [ 001111111111]
ret_ln777          (ret              ) [ 000000000000]
p_065_0_in_i       (phi              ) [ 000100000000]
icmp_ln557         (icmp             ) [ 001111111111]
empty_526          (speclooptripcount) [ 000000000000]
br_ln557           (br               ) [ 000000000000]
c1_V               (add              ) [ 001111111111]
rhs_V              (zext             ) [ 000000000000]
ret_V_1            (add              ) [ 000000000000]
zext_ln565         (zext             ) [ 000000000000]
add_ln565          (add              ) [ 000000000000]
zext_ln565_1       (zext             ) [ 000000000000]
L_addr             (getelementptr    ) [ 000111111110]
tmp_1063           (read             ) [ 000101000000]
L_addr_i_req       (writereq         ) [ 000000000000]
write_ln565        (write            ) [ 000000000000]
tmp_i              (specregionbegin  ) [ 000000000000]
specpipeline_ln558 (specpipeline     ) [ 000000000000]
L_addr_i_resp      (writeresp        ) [ 000000000000]
empty_527          (specregionend    ) [ 000000000000]
br_ln557           (br               ) [ 001111111111]
br_ln0             (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="L_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_L_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="L_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_1063_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1063/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_writeresp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="L_addr_i_req/4 L_addr_i_resp/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln565_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="1" slack="0"/>
<pin id="100" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln565/5 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_094_0_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_094_0_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_094_0_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_094_0_i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="p_065_0_in_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="117" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_065_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_065_0_in_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_065_0_in_i/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln548_cast_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="62" slack="0"/>
<pin id="136" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548_cast_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln555_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c0_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln555_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln1352_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln1352_1_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_1_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln1352_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ret_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln1352_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lhs_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln557_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln557/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="c1_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="rhs_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ret_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="37" slack="1"/>
<pin id="211" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln565_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="38" slack="0"/>
<pin id="215" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln565/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln565_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="62" slack="2"/>
<pin id="219" dir="0" index="1" bw="38" slack="0"/>
<pin id="220" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln565/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln565_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln565_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="L_addr_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln548_cast_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="63" slack="2"/>
<pin id="234" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln548_cast_i "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln555_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln555 "/>
</bind>
</comp>

<comp id="241" class="1005" name="c0_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="zext_ln555_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln555 "/>
</bind>
</comp>

<comp id="251" class="1005" name="lhs_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="38" slack="1"/>
<pin id="253" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln557_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln557 "/>
</bind>
</comp>

<comp id="260" class="1005" name="c1_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c1_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="L_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_1063_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1063 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="76" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="108" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="108" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="108" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="108" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="108" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="162" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="118" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="118" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="134" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="240"><net_src comp="138" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="144" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="249"><net_src comp="150" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="254"><net_src comp="188" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="259"><net_src comp="192" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="198" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="268"><net_src comp="226" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="274"><net_src comp="82" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L | {4 5 6 7 8 9 10 }
 - Input state : 
	Port: L_drain_IO_L3_out : L | {}
	Port: L_drain_IO_L3_out : L_offset | {1 }
	Port: L_drain_IO_L3_out : fifo_L_drain_local_in_V | {4 }
  - Chain level:
	State 1
		zext_ln548_cast_i : 1
	State 2
		icmp_ln555 : 1
		c0_V : 1
		br_ln555 : 2
		zext_ln555 : 1
		shl_ln_i : 1
		zext_ln1352 : 2
		shl_ln1352_1_i : 1
		zext_ln1352_1 : 2
		ret_V : 3
		sext_ln1352 : 4
		lhs_V : 5
	State 3
		icmp_ln557 : 1
		br_ln557 : 2
		c1_V : 1
		rhs_V : 2
		ret_V_1 : 3
		zext_ln565 : 4
		add_ln565 : 5
		zext_ln565_1 : 6
		L_addr : 7
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_527 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        c0_V_fu_144       |    0    |    6    |
|    add   |        c1_V_fu_198       |    0    |    6    |
|          |      ret_V_1_fu_208      |    0    |    37   |
|          |     add_ln565_fu_217     |    0    |    62   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln555_fu_138    |    0    |    9    |
|          |     icmp_ln557_fu_192    |    0    |    11   |
|----------|--------------------------|---------|---------|
|    sub   |       ret_V_fu_178       |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | L_offset_read_read_fu_76 |    0    |    0    |
|          |    tmp_1063_read_fu_82   |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_88   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln565_write_fu_95 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_124        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | zext_ln548_cast_i_fu_134 |    0    |    0    |
|          |     zext_ln555_fu_150    |    0    |    0    |
|          |    zext_ln1352_fu_162    |    0    |    0    |
|   zext   |   zext_ln1352_1_fu_174   |    0    |    0    |
|          |       lhs_V_fu_188       |    0    |    0    |
|          |       rhs_V_fu_204       |    0    |    0    |
|          |     zext_ln565_fu_213    |    0    |    0    |
|          |    zext_ln565_1_fu_222   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      shl_ln_i_fu_154     |    0    |    0    |
|          |   shl_ln1352_1_i_fu_166  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln1352_fu_184    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   139   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      L_addr_reg_265     |   32   |
|       c0_V_reg_241      |    4   |
|       c1_V_reg_260      |    5   |
|    icmp_ln555_reg_237   |    1   |
|    icmp_ln557_reg_256   |    1   |
|      lhs_V_reg_251      |   38   |
|   p_065_0_in_i_reg_115  |    5   |
|    p_094_0_i_reg_104    |    4   |
|     tmp_1063_reg_271    |   32   |
|zext_ln548_cast_i_reg_232|   63   |
|    zext_ln555_reg_246   |    5   |
+-------------------------+--------+
|          Total          |   190  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_88 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  0.603  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   190  |   139  |
+-----------+--------+--------+--------+
