Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 18:04:06 2025
| Host         : DESKTOP-J6QLH0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file YAHTZEE_control_sets_placed.rpt
| Design       : YAHTZEE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |              67 |           38 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |             100 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|         Clock Signal        |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                               | puntuaciones1/instance6/reset |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG              | fsm/letras0                   |                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG              | fsm/tirar_dados0              |                               |                2 |              5 |         2.50 |
|  display/HZ1/CLK_TEMP_reg_0 | fsm/E[0]                      |                               |                2 |             11 |         5.50 |
|  display/HZ1/CLK_TEMP_reg_0 |                               | fsm/intermitente              |               11 |             15 |         1.36 |
|  clk_IBUF_BUFG              |                               |                               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG              | reset_IBUF                    |                               |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG              |                               | display/HZ1/CONTADOR0         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG              |                               | reset_IBUF                    |               25 |             48 |         1.92 |
|  clk_IBUF_BUFG              | puntuaciones1/instance6/reset |                               |               25 |             59 |         2.36 |
+-----------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


