INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/ADC_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/Display_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/Hold_Decay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hold_and_decay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/Peak_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peak_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dongyunlee/Desktop/SD_unit_testing/SD_testing_untis/SD_testing_untis.srcs/sim_1/new/tb_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_level
