0.7
2020.2
Apr 18 2022
15:53:03
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/AESL_axi_master_gmem.v,1671658367,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/AESL_axi_slave_control.v,1671658367,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/csv_file_dump.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/dataflow_monitor.sv,1671658367,systemVerilog,/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/nodf_module_interface.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/upc_loop_interface.svh,,/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/dump_file_agent.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/csv_file_dump.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/sample_agent.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/loop_sample_agent.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/sample_manager.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/nodf_module_interface.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/nodf_module_monitor.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/upc_loop_interface.svh;/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2.autotb.v,1671658367,systemVerilog,,,/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/fifo_para.vh,apatb_ddrbenchmark2_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2.v,1671658347,systemVerilog,,,,ddrbenchmark2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_control_s_axi.v,1671658347,systemVerilog,,,,ddrbenchmark2_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_ddrbenchmark2_Pipeline_access.v,1671658347,systemVerilog,,,,ddrbenchmark2_ddrbenchmark2_Pipeline_access,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_flow_control_loop_pipe_sequential_init.v,1671658347,systemVerilog,,,,ddrbenchmark2_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_gmem_m_axi.v,1671658347,systemVerilog,,,,ddrbenchmark2_gmem_m_axi;ddrbenchmark2_gmem_m_axi_fifo;ddrbenchmark2_gmem_m_axi_flushManager;ddrbenchmark2_gmem_m_axi_load;ddrbenchmark2_gmem_m_axi_mem;ddrbenchmark2_gmem_m_axi_read;ddrbenchmark2_gmem_m_axi_reg_slice;ddrbenchmark2_gmem_m_axi_srl;ddrbenchmark2_gmem_m_axi_store;ddrbenchmark2_gmem_m_axi_throttle;ddrbenchmark2_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/dump_file_agent.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/fifo_para.vh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/loop_sample_agent.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/nodf_module_interface.svh,1671658367,verilog,,,,nodf_module_intf,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/nodf_module_monitor.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/sample_agent.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/sample_manager.svh,1671658367,verilog,,,,,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/upc_loop_interface.svh,1671658367,verilog,,,,upc_loop_intf,,,,,,,,
/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/upc_loop_monitor.svh,1671658367,verilog,,,,,,,,,,,,
