/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [16:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [17:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = celloutsig_0_45z ? celloutsig_0_1z[4] : celloutsig_0_43z[0];
  assign celloutsig_0_7z = celloutsig_0_4z ? celloutsig_0_1z[6] : celloutsig_0_2z[2];
  assign celloutsig_0_9z = celloutsig_0_1z[4] ? celloutsig_0_4z : celloutsig_0_1z[3];
  assign celloutsig_0_12z = celloutsig_0_3z[6] ? celloutsig_0_2z[0] : celloutsig_0_7z;
  assign celloutsig_0_5z = ~(celloutsig_0_1z[10] | celloutsig_0_4z);
  assign celloutsig_1_8z = ~celloutsig_1_6z[5];
  assign celloutsig_1_11z = ~celloutsig_1_4z;
  assign celloutsig_0_13z = ~celloutsig_0_8z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z[5] | celloutsig_0_1z[4]) & (celloutsig_0_3z[6] | celloutsig_0_3z[4]));
  assign celloutsig_0_49z = ~((celloutsig_0_5z | celloutsig_0_38z[1]) & (celloutsig_0_8z | celloutsig_0_42z));
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_26z[6:4], celloutsig_0_17z, celloutsig_0_18z };
  assign { _01_[6:1], _00_ } = _12_;
  assign celloutsig_0_17z = celloutsig_0_0z[4:2] & { celloutsig_0_10z[4:3], celloutsig_0_5z };
  assign celloutsig_0_50z = { celloutsig_0_14z[18:7], celloutsig_0_15z } / { 1'h1, celloutsig_0_14z[15:2], celloutsig_0_11z, celloutsig_0_49z };
  assign celloutsig_0_40z = { in_data[4:3], celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_20z } === celloutsig_0_23z[12:0];
  assign celloutsig_0_42z = { celloutsig_0_30z[5:4], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_32z } === { in_data[54:36], celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_19z = { celloutsig_0_0z[12:10], celloutsig_0_8z } === celloutsig_0_2z[3:0];
  assign celloutsig_0_28z = celloutsig_0_0z[14:9] && in_data[80:75];
  assign celloutsig_1_5z = celloutsig_1_0z[4] & ~(celloutsig_1_3z);
  assign celloutsig_0_25z = celloutsig_0_11z[3] & ~(celloutsig_0_19z);
  assign celloutsig_0_0z = in_data[61:45] % { 1'h1, in_data[49:34] };
  assign celloutsig_1_9z = { celloutsig_1_0z[3:0], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[8:7], celloutsig_0_4z } % { 1'h1, in_data[80:79] };
  assign celloutsig_1_19z = { celloutsig_1_18z[1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_0_10z = in_data[36:30] % { 1'h1, celloutsig_0_2z[5:2], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_0z[7:2], celloutsig_0_5z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[3:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_1z[9:4], celloutsig_0_10z, celloutsig_0_5z } * { celloutsig_0_14z[13:4], celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_31z = { _01_[6:1], _00_, celloutsig_0_20z } * { celloutsig_0_23z[9:3], celloutsig_0_12z };
  assign celloutsig_0_37z = celloutsig_0_28z ? { celloutsig_0_35z, celloutsig_0_0z } : { celloutsig_0_15z[11:6], celloutsig_0_34z, celloutsig_0_19z };
  assign celloutsig_0_43z = celloutsig_0_31z[5] ? celloutsig_0_15z[10:6] : celloutsig_0_11z[7:3];
  assign celloutsig_1_6z = celloutsig_1_0z[2] ? { in_data[152:150], celloutsig_1_4z, celloutsig_1_0z[4:3], 1'h1, celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[4:3], 1'h1, celloutsig_1_0z[1:0], celloutsig_1_1z } : { in_data[137:132], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_2z[4] ? { celloutsig_1_2z[6:5], 1'h1, celloutsig_1_3z, 1'h0, celloutsig_1_1z, celloutsig_1_0z } : { celloutsig_1_9z[4:2], celloutsig_1_8z, celloutsig_1_2z[6:5], 1'h0, celloutsig_1_2z[3:0] };
  assign celloutsig_1_18z = celloutsig_1_4z ? celloutsig_1_6z[12:7] : { celloutsig_1_10z[7:3], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[24] ? in_data[93:87] : in_data[75:69];
  assign celloutsig_0_30z = _00_ ? { _01_[5:1], celloutsig_0_19z } : { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_2z = - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = - { celloutsig_0_3z[2:0], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_1z[2:1], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z } | in_data[37:18];
  assign celloutsig_0_35z = celloutsig_0_2z[5] & celloutsig_0_12z;
  assign celloutsig_0_45z = ~^ { celloutsig_0_34z[10:9], celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_40z };
  assign celloutsig_0_56z = ~^ { celloutsig_0_50z[6:0], celloutsig_0_45z, celloutsig_0_45z };
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z[2:0], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z[4], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_18z = ~^ { in_data[44:22], celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_0z[15:4], celloutsig_0_4z };
  assign celloutsig_0_22z = ~^ celloutsig_0_15z[8:6];
  assign celloutsig_0_29z = ~^ { celloutsig_0_23z[7:4], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_1z = in_data[24:14] >> celloutsig_0_0z[12:2];
  assign celloutsig_0_3z = celloutsig_0_1z[10:3] << { in_data[41], celloutsig_0_2z };
  assign celloutsig_0_38z = celloutsig_0_37z[12:10] << { celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_32z[6:3], celloutsig_0_2z } >> celloutsig_0_32z[11:1];
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z } >> in_data[57:55];
  assign celloutsig_1_0z = in_data[190:186] <<< in_data[169:165];
  assign celloutsig_0_32z = { celloutsig_0_3z[6:4], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_26z } ~^ { celloutsig_0_23z[10:0], celloutsig_0_22z };
  assign celloutsig_0_26z = { celloutsig_0_1z[6:2], celloutsig_0_9z, celloutsig_0_9z } ~^ { celloutsig_0_3z[7:2], celloutsig_0_4z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & in_data[8]) | celloutsig_0_4z);
  assign _01_[0] = _00_;
  assign { out_data[133:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
