Analysis & Synthesis report for gm_controller
Sun Oct 03 14:05:02 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition for Top-Level Resource Utilization by Entity
  8. State Machine - |gm_controller|receive_packet_state
  9. State Machine - |gm_controller|pb_to_proc_state
 10. State Machine - |gm_controller|tx_packet:send_packet|e_state
 11. State Machine - |gm_controller|rx_packet:recevie_packet|e_state
 12. State Machine - |gm_controller|dm9000a_controller:ethernet|issue_register
 13. State Machine - |gm_controller|dm9000a_controller:ethernet|cmd_post_spin_state
 14. State Machine - |gm_controller|dm9000a_controller:ethernet|cmd_state
 15. State Machine - |gm_controller|dm9000a_controller:ethernet|state
 16. State Machine - |gm_controller|memory_debug_r_and_w:debug_pb|m_state
 17. State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_next
 18. State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_state
 19. State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|i_next
 20. State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|i_state
 21. State Machine - |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 22. State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave
 23. State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 24. State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 25. State Machine - |gm_controller|pulse_timer:two_sec|pulse_state
 26. State Machine - |gm_controller|pulse_timer:quart_sec|pulse_state
 27. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw17|b_state
 28. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw16|b_state
 29. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw15|b_state
 30. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw14|b_state
 31. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw13|b_state
 32. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw12|b_state
 33. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw11|b_state
 34. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw10|b_state
 35. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw9|b_state
 36. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw8|b_state
 37. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw7|b_state
 38. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw6|b_state
 39. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw5|b_state
 40. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw4|b_state
 41. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw3|b_state
 42. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw2|b_state
 43. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw1|b_state
 44. State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw0|b_state
 45. Registers Protected by Synthesis
 46. Registers Removed During Synthesis
 47. Removed Registers Triggering Further Register Optimizations
 48. Multiplexer Restructuring Statistics (Restructuring Performed)
 49. Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
 50. Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
 51. Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
 52. Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
 53. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 54. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
 55. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
 56. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
 57. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
 58. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated
 59. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
 60. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
 61. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 62. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 63. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 64. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 65. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
 66. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 67. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 68. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
 69. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 70. Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 71. Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0
 72. Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 73. Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 74. Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 75. Source assignments for processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
 76. Source assignments for processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|altsyncram_tc81:FIFOram
 77. Source assignments for processor1:the_processor1|sdram_0:the_sdram_0
 78. Source assignments for processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch
 79. Source assignments for packet_buffer:p2_packets|altsyncram:altsyncram_component|altsyncram_66a1:auto_generated
 80. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component
 81. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated
 82. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p
 83. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_fgc:wrptr_g1p
 84. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp
 85. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram
 86. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14
 87. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr
 88. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 89. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 90. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr
 91. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 92. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe23
 93. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component
 94. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated
 95. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p
 96. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_5fc:wrptr_g1p
 97. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_4fc:wrptr_gp
 98. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram
 99. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr
100. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
101. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe15
102. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_9d9:wraclr
103. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
104. Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe18
105. Parameter Settings for User Entity Instance: Top-level Entity: |gm_controller
106. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw0
107. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw1
108. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw2
109. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw3
110. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw4
111. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw5
112. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw6
113. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw7
114. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw8
115. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw9
116. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw10
117. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw11
118. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw12
119. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw13
120. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw14
121. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw15
122. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw16
123. Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw17
124. Parameter Settings for User Entity Instance: pulse_timer:quart_sec
125. Parameter Settings for User Entity Instance: pulse_timer:two_sec
126. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0
127. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
128. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
129. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
130. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
131. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
132. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
133. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
134. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
135. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
136. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
137. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
138. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0
139. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
140. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
141. Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller
142. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
143. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
144. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
145. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
146. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
147. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
148. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
149. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
150. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
151. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
152. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
153. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
154. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
155. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
156. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
157. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
158. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
159. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
160. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
161. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
162. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
163. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
164. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
165. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
166. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
167. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
168. Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
169. Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0
170. Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System
171. Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio
172. Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
173. Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
174. Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
175. Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0
176. Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO
177. Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO
178. Parameter Settings for User Entity Instance: processor1:the_processor1|vga_0:the_vga_0
179. Parameter Settings for User Entity Instance: processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC
180. Parameter Settings for User Entity Instance: packet_buffer:p2_packets|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: memory_debug_r_and_w:debug_pb
182. Parameter Settings for User Entity Instance: dm9000a_controller:ethernet
183. Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:rx_fifo
184. Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component
185. Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:tx_fifo
186. Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component
187. Parameter Settings for User Entity Instance: rx_packet:recevie_packet
188. Parameter Settings for User Entity Instance: tx_packet:send_packet
189. Partition Dependent Files
190. Partition "sld_hub:auto_hub" Resource Utilization by Entity
191. Multiplexer Restructuring Statistics (Restructuring Performed)
192. Source assignments for sld_hub:auto_hub
193. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
194. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
195. Port Connectivity Checks: "tx_packet:send_packet"
196. Port Connectivity Checks: "rx_packet:recevie_packet"
197. Port Connectivity Checks: "dm9000a_controller:ethernet"
198. Port Connectivity Checks: "memory_debug_r_and_w:debug_pb"
199. Port Connectivity Checks: "seg7:h7"
200. Port Connectivity Checks: "seg7:h6"
201. Port Connectivity Checks: "processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch"
202. Port Connectivity Checks: "processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC"
203. Port Connectivity Checks: "processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
204. Port Connectivity Checks: "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
205. Port Connectivity Checks: "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
206. Port Connectivity Checks: "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
207. Port Connectivity Checks: "processor1:the_processor1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
208. Port Connectivity Checks: "processor1:the_processor1|de_boards_0:the_de_boards_0"
209. Port Connectivity Checks: "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller"
210. Port Connectivity Checks: "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
211. Port Connectivity Checks: "processor1:the_processor1"
212. Port Connectivity Checks: "pulse_timer:two_sec"
213. Port Connectivity Checks: "pulse_timer:quart_sec"
214. Port Connectivity Checks: "debounce_DE2_SW:debSW"
215. Analysis & Synthesis Messages
216. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 03 14:05:00 2010   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; gm_controller                           ;
; Top-level Entity Name              ; gm_controller                           ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; gm_controller      ; gm_controller      ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   6.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+
; ../BASIC_SHIP/ethernet/rx_data_fifo.v                                          ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/rx_data_fifo.v                ;
; ../BASIC_SHIP/ethernet/dm9000a_controller.v                                    ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v          ;
; gm_controller.v                                                                ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v                    ;
; memory_debugger.v                                                              ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/memory_debugger.v                  ;
; pulse_timer.v                                                                  ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/pulse_timer.v                      ;
; debounce.v                                                                     ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/debounce.v                         ;
; seg7.v                                                                         ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/seg7.v                             ;
; packet_buffer.v                                                                ; yes             ; User Wizard-Generated File             ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/packet_buffer.v                    ;
; input_packet.v                                                                 ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/input_packet.v                     ;
; output_packet.v                                                                ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/output_packet.v                    ;
; ethernet.v                                                                     ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/ethernet.v                         ;
; sysid.v                                                                        ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sysid.v                            ;
; audio_0.v                                                                      ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/audio_0.v                          ;
; sram_0.v                                                                       ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sram_0.v                           ;
; Altera_UP_VGA_DAC.v                                                            ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_VGA_DAC.v                ;
; Altera_UP_Audio_Bit_Counter.v                                                  ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_Audio_Bit_Counter.v      ;
; Altera_UP_Audio_In_Deserializer.v                                              ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_Audio_In_Deserializer.v  ;
; Altera_UP_Audio_Out_Serializer.v                                               ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_Audio_Out_Serializer.v   ;
; Altera_UP_Clock_Edge.v                                                         ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_Clock_Edge.v             ;
; Altera_UP_I2C.v                                                                ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_I2C.v                    ;
; Altera_UP_I2C_AV_Auto_Initialize.v                                             ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_I2C_AV_Auto_Initialize.v ;
; Altera_UP_Slow_Clock_Generator.v                                               ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_Slow_Clock_Generator.v   ;
; Altera_UP_SYNC_FIFO.v                                                          ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/Altera_UP_SYNC_FIFO.v              ;
; vga_0.v                                                                        ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/vga_0.v                            ;
; audio_and_video_config_0.v                                                     ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/audio_and_video_config_0.v         ;
; cpu_0.v                                                                        ; yes             ; Encrypted Altera IP File               ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v                            ;
; cpu_0_jtag_debug_module_sysclk.v                                               ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_sysclk.v   ;
; cpu_0_jtag_debug_module_tck.v                                                  ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_tck.v      ;
; cpu_0_jtag_debug_module_wrapper.v                                              ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_wrapper.v  ;
; cpu_0_mult_cell.v                                                              ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_mult_cell.v                  ;
; cpu_0_oci_test_bench.v                                                         ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_oci_test_bench.v             ;
; cpu_0_test_bench.v                                                             ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_test_bench.v                 ;
; de_boards_0.v                                                                  ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/de_boards_0.v                      ;
; jtag_uart_0.v                                                                  ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/jtag_uart_0.v                      ;
; lcd_0.v                                                                        ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/lcd_0.v                            ;
; leds.v                                                                         ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/leds.v                             ;
; processor1.v                                                                   ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/processor1.v                       ;
; push_buttons.v                                                                 ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/push_buttons.v                     ;
; sdram_0.v                                                                      ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v                          ;
; switches.v                                                                     ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/switches.v                         ;
; timer_0.v                                                                      ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/timer_0.v                          ;
; pixel_buffer_0.v                                                               ; yes             ; User Verilog HDL File                  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/pixel_buffer_0.v                   ;
; /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/debug.vh              ; yes             ; Auto-Found Unspecified File            ; /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/debug.vh                        ;
; /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/dm9000a_controller.vh ; yes             ; Auto-Found Unspecified File            ; /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/dm9000a_controller.vh           ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf                                  ;
; db/scfifo_7041.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/scfifo_7041.tdf                 ;
; db/a_dpfifo_qn31.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_dpfifo_qn31.tdf               ;
; db/altsyncram_vc81.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_vc81.tdf             ;
; db/cmpr_2o8.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_2o8.tdf                    ;
; db/cntr_d5b.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_d5b.tdf                    ;
; db/cntr_q57.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_q57.tdf                    ;
; db/cntr_e5b.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_e5b.tdf                    ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                              ;
; db/altsyncram_qed1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_qed1.tdf             ;
; db/altsyncram_d5g1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_d5g1.tdf             ;
; cpu_0_ic_tag_ram.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_ic_tag_ram.mif               ;
; db/altsyncram_8pf1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_8pf1.tdf             ;
; cpu_0_bht_ram.mif                                                              ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_bht_ram.mif                  ;
; db/altsyncram_87f1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_87f1.tdf             ;
; cpu_0_rf_ram_a.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_rf_ram_a.mif                 ;
; db/altsyncram_97f1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_97f1.tdf             ;
; cpu_0_rf_ram_b.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_rf_ram_b.mif                 ;
; db/altsyncram_2ef1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_2ef1.tdf             ;
; cpu_0_dc_tag_ram.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_dc_tag_ram.mif               ;
; db/altsyncram_29f1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_29f1.tdf             ;
; db/altsyncram_9vc1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_9vc1.tdf             ;
; altmult_add.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf                             ;
; db/mult_add_4cr2.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/mult_add_4cr2.tdf               ;
; db/ded_mult_2o81.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/ded_mult_2o81.tdf               ;
; db/dffpipe_93c.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_93c.tdf                 ;
; db/mult_add_6cr2.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/mult_add_6cr2.tdf               ;
; db/altsyncram_c572.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_c572.tdf             ;
; cpu_0_ociram_default_contents.mif                                              ; yes             ; Auto-Found Memory Initialization File  ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_ociram_default_contents.mif  ;
; db/altsyncram_e502.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_e502.tdf             ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altera_std_synchronizer.v                   ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                    ;
; altpll.tdf                                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                  ;
; db/scfifo_1n21.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/scfifo_1n21.tdf                 ;
; db/a_dpfifo_8t21.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_dpfifo_8t21.tdf               ;
; db/a_fefifo_7cf.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_fefifo_7cf.tdf                ;
; db/cntr_rj7.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_rj7.tdf                    ;
; db/dpram_5h21.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dpram_5h21.tdf                  ;
; db/altsyncram_9tl1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_9tl1.tdf             ;
; db/cntr_fjb.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_fjb.tdf                    ;
; alt_jtag_atlantic.v                                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v                         ;
; db/scfifo_50a1.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/scfifo_50a1.tdf                 ;
; db/scfifo_sc21.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/scfifo_sc21.tdf                 ;
; db/a_dpfifo_f421.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_dpfifo_f421.tdf               ;
; db/altsyncram_tc81.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_tc81.tdf             ;
; db/cmpr_4o8.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_4o8.tdf                    ;
; db/cntr_f5b.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_f5b.tdf                    ;
; db/cntr_s57.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_s57.tdf                    ;
; db/cntr_g5b.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cntr_g5b.tdf                    ;
; db/altsyncram_66a1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_66a1.tdf             ;
; dcfifo.tdf                                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf                                  ;
; db/dcfifo_0jo1.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_0jo1.tdf                 ;
; db/a_graycounter_o96.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_o96.tdf           ;
; db/a_graycounter_fgc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_fgc.tdf           ;
; db/a_graycounter_egc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf           ;
; db/altsyncram_7g01.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_7g01.tdf             ;
; db/altsyncram_jcb1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_jcb1.tdf             ;
; db/dffpipe_ahe.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_ahe.tdf                 ;
; db/alt_synch_pipe_rdb.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/alt_synch_pipe_rdb.tdf          ;
; db/dffpipe_pe9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_pe9.tdf                 ;
; db/dffpipe_9d9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_9d9.tdf                 ;
; db/alt_synch_pipe_vd8.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/alt_synch_pipe_vd8.tdf          ;
; db/dffpipe_qe9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_qe9.tdf                 ;
; db/cmpr_536.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_536.tdf                    ;
; db/dcfifo_ueo1.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_ueo1.tdf                 ;
; db/a_graycounter_e86.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_e86.tdf           ;
; db/a_graycounter_5fc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_5fc.tdf           ;
; db/a_graycounter_4fc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_4fc.tdf           ;
; db/altsyncram_1g01.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_1g01.tdf             ;
; db/alt_synch_pipe_hcb.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/alt_synch_pipe_hcb.tdf          ;
; db/dffpipe_fd9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_fd9.tdf                 ;
; db/alt_synch_pipe_lc8.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/alt_synch_pipe_lc8.tdf          ;
; db/dffpipe_gd9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dffpipe_gd9.tdf                 ;
; db/cmpr_r16.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_r16.tdf                    ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                                 ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Partition Status Summary                                        ;
+------------------+-------------+--------------------------------+
; Partition Name   ; Synthesized ; Reason                         ;
+------------------+-------------+--------------------------------+
; Top              ; yes         ; No netlist in project database ;
; sld_hub:auto_hub ; yes         ; No netlist in project database ;
+------------------+-------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |gm_controller                                                                                                                     ; 6570 (377)        ; 4183 (172)   ; 100736      ; 4            ; 0       ; 2         ; 159  ; 0            ; |gm_controller                                                                                                                                                                                                                                                                          ; work         ;
;    |debounce_DE2_SW:debSW|                                                                                                         ; 320 (0)           ; 250 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW                                                                                                                                                                                                                                                    ; work         ;
;       |debouncer:sw0|                                                                                                              ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw0                                                                                                                                                                                                                                      ; work         ;
;       |debouncer:sw11|                                                                                                             ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw11                                                                                                                                                                                                                                     ; work         ;
;       |debouncer:sw12|                                                                                                             ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw12                                                                                                                                                                                                                                     ; work         ;
;       |debouncer:sw13|                                                                                                             ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw13                                                                                                                                                                                                                                     ; work         ;
;       |debouncer:sw15|                                                                                                             ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw15                                                                                                                                                                                                                                     ; work         ;
;       |debouncer:sw16|                                                                                                             ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw16                                                                                                                                                                                                                                     ; work         ;
;       |debouncer:sw2|                                                                                                              ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw2                                                                                                                                                                                                                                      ; work         ;
;       |debouncer:sw4|                                                                                                              ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw4                                                                                                                                                                                                                                      ; work         ;
;       |debouncer:sw5|                                                                                                              ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw5                                                                                                                                                                                                                                      ; work         ;
;       |debouncer:sw6|                                                                                                              ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|debounce_DE2_SW:debSW|debouncer:sw6                                                                                                                                                                                                                                      ; work         ;
;    |dm9000a_controller:ethernet|                                                                                                   ; 513 (415)         ; 352 (192)    ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet                                                                                                                                                                                                                                              ; work         ;
;       |rx_data_fifo:rx_fifo|                                                                                                       ; 57 (0)            ; 93 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo                                                                                                                                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                 ; 57 (0)            ; 93 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                 ; work         ;
;             |dcfifo_0jo1:auto_generated|                                                                                           ; 57 (7)            ; 93 (21)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated                                                                                                                                                                      ; work         ;
;                |a_graycounter_egc:wrptr_gp|                                                                                        ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                           ; work         ;
;                |a_graycounter_o96:rdptr_g1p|                                                                                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                          ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                                                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                           ; work         ;
;                   |dffpipe_pe9:dffpipe18|                                                                                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                     ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                                                        ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                           ; work         ;
;                   |dffpipe_qe9:dffpipe23|                                                                                          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe23                                                                                                                     ; work         ;
;                |altsyncram_7g01:fifo_ram|                                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram                                                                                                                                             ; work         ;
;                   |altsyncram_jcb1:altsyncram14|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14                                                                                                                ; work         ;
;                |cmpr_536:rdempty_eq_comp|                                                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                             ; work         ;
;                |cmpr_536:wrfull_eq_comp|                                                                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                              ; work         ;
;                |dffpipe_9d9:wraclr|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr                                                                                                                                                   ; work         ;
;                |dffpipe_ahe:rdaclr|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr                                                                                                                                                   ; work         ;
;       |rx_data_fifo:tx_fifo|                                                                                                       ; 41 (0)            ; 67 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo                                                                                                                                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                 ; 41 (0)            ; 67 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                 ; work         ;
;             |dcfifo_ueo1:auto_generated|                                                                                           ; 41 (6)            ; 67 (15)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated                                                                                                                                                                      ; work         ;
;                |a_graycounter_4fc:wrptr_gp|                                                                                        ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_4fc:wrptr_gp                                                                                                                                           ; work         ;
;                |a_graycounter_e86:rdptr_g1p|                                                                                       ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p                                                                                                                                          ; work         ;
;                |alt_synch_pipe_hcb:rs_dgwp|                                                                                        ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp                                                                                                                                           ; work         ;
;                   |dffpipe_fd9:dffpipe15|                                                                                          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe15                                                                                                                     ; work         ;
;                |alt_synch_pipe_lc8:ws_dgrp|                                                                                        ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp                                                                                                                                           ; work         ;
;                   |dffpipe_gd9:dffpipe18|                                                                                          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe18                                                                                                                     ; work         ;
;                |altsyncram_1g01:fifo_ram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram                                                                                                                                             ; work         ;
;                |cmpr_r16:rdempty_eq_comp|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:rdempty_eq_comp                                                                                                                                             ; work         ;
;                |cmpr_r16:wrfull_eq_comp|                                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:wrfull_eq_comp                                                                                                                                              ; work         ;
;                |dffpipe_9d9:wraclr|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_9d9:wraclr                                                                                                                                                   ; work         ;
;                |dffpipe_ahe:rdaclr|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr                                                                                                                                                   ; work         ;
;    |memory_debug_r_and_w:debug_pb|                                                                                                 ; 60 (60)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|memory_debug_r_and_w:debug_pb                                                                                                                                                                                                                                            ; work         ;
;    |packet_buffer:p2_packets|                                                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|packet_buffer:p2_packets                                                                                                                                                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|packet_buffer:p2_packets|altsyncram:altsyncram_component                                                                                                                                                                                                                 ; work         ;
;          |altsyncram_66a1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|packet_buffer:p2_packets|altsyncram:altsyncram_component|altsyncram_66a1:auto_generated                                                                                                                                                                                  ; work         ;
;    |processor1:the_processor1|                                                                                                     ; 4945 (1)          ; 3161 (0)     ; 83328       ; 4            ; 0       ; 2         ; 0    ; 0            ; |gm_controller|processor1:the_processor1                                                                                                                                                                                                                                                ; work         ;
;       |audio_0:the_audio_0|                                                                                                        ; 362 (53)          ; 251 (41)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0                                                                                                                                                                                                                            ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                                                   ; 157 (38)          ; 104 (32)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                      ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                                                                    ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                    ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                                                       ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                       ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                  ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                      ; work         ;
;                   |scfifo_7041:auto_generated|                                                                                     ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated                                                                           ; work         ;
;                      |a_dpfifo_qn31:dpfifo|                                                                                        ; 52 (29)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo                                                      ; work         ;
;                         |altsyncram_vc81:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram                              ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb                                  ; work         ;
;                         |cntr_e5b:wr_ptr|                                                                                          ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr                                      ; work         ;
;                         |cntr_q57:usedw_counter|                                                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter                               ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                                                      ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                      ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                  ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                     ; work         ;
;                   |scfifo_7041:auto_generated|                                                                                     ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated                                                                          ; work         ;
;                      |a_dpfifo_qn31:dpfifo|                                                                                        ; 52 (29)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo                                                     ; work         ;
;                         |altsyncram_vc81:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram                             ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb                                 ; work         ;
;                         |cntr_e5b:wr_ptr|                                                                                          ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr                                     ; work         ;
;                         |cntr_q57:usedw_counter|                                                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter                              ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                     ; 150 (45)          ; 100 (34)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                      ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                        ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                  ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                       ; work         ;
;                   |scfifo_7041:auto_generated|                                                                                     ; 52 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated                                                                            ; work         ;
;                      |a_dpfifo_qn31:dpfifo|                                                                                        ; 52 (29)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo                                                       ; work         ;
;                         |altsyncram_vc81:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram                               ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb                                   ; work         ;
;                         |cntr_e5b:wr_ptr|                                                                                          ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr                                       ; work         ;
;                         |cntr_q57:usedw_counter|                                                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter                                ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                     ; 53 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                       ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                  ; 53 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                      ; work         ;
;                   |scfifo_7041:auto_generated|                                                                                     ; 53 (0)            ; 33 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated                                                                           ; work         ;
;                      |a_dpfifo_qn31:dpfifo|                                                                                        ; 53 (30)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo                                                      ; work         ;
;                         |altsyncram_vc81:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram                              ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb                                  ; work         ;
;                         |cntr_e5b:wr_ptr|                                                                                          ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr                                      ; work         ;
;                         |cntr_q57:usedw_counter|                                                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter                               ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                       ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                            ; work         ;
;       |audio_0_avalon_audio_slave_arbitrator:the_audio_0_avalon_audio_slave|                                                       ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_0_avalon_audio_slave_arbitrator:the_audio_0_avalon_audio_slave                                                                                                                                                                           ; work         ;
;       |audio_and_video_config_0:the_audio_and_video_config_0|                                                                      ; 226 (35)          ; 80 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0                                                                                                                                                                                          ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                                                                                            ; 53 (53)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller                                                                                                                                                             ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                                                                        ; 122 (122)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                         ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                                                                   ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                    ; work         ;
;       |audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave| ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave                                                                                                                     ; work         ;
;       |cpu_0:the_cpu_0|                                                                                                            ; 2465 (1895)       ; 1808 (1421)  ; 63872       ; 4            ; 0       ; 2         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0                                                                                                                                                                                                                                ; work         ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_8pf1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                            ; work         ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_29f1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                    ; work         ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_2ef1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated                                                                                                                                      ; work         ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ; work         ;
;                |altsyncram_9vc1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                ; work         ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_qed1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                    ; work         ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                                        ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_d5g1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated                                                                                                                                      ; work         ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ; work         ;
;                |mult_add_4cr2:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                            ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ; work         ;
;                |mult_add_6cr2:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                            ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ; work         ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                     ; 560 (33)          ; 387 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ; work         ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                  ; 96 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                 ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                       ; 85 (85)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                    ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ; work         ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                      ; 85 (85)           ; 225 (225)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ; work         ;
;             |cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|                                                                        ; 230 (42)          ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk                                                                                                                                              ; work         ;
;                |cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired|                                               ; 74 (74)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired                                                                          ; work         ;
;                |cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single|                                               ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single                                                                          ; work         ;
;                |cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit1_match_single|                                               ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit1_match_single                                                                          ; work         ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ; work         ;
;             |cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|                                                                        ; 39 (39)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk                                                                                                                                              ; work         ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                            ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ; work         ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_c572:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ; work         ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_87f1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_97f1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ; work         ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                         ; 388 (388)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ; work         ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                           ; 92 (92)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ; work         ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                             ; 33 (33)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ; work         ;
;       |de_boards_0:the_de_boards_0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0                                                                                                                                                                                                                    ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                    ; work         ;
;          |altpll:DE_Clock_Generator_System|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                   ; work         ;
;       |de_boards_0_avalon_external_clocks_slave_arbitrator:the_de_boards_0_avalon_external_clocks_slave|                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|de_boards_0_avalon_external_clocks_slave_arbitrator:the_de_boards_0_avalon_external_clocks_slave                                                                                                                                               ; work         ;
;       |input_packet:the_input_packet|                                                                                              ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|input_packet:the_input_packet                                                                                                                                                                                                                  ; work         ;
;       |input_packet_s1_arbitrator:the_input_packet_s1|                                                                             ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|input_packet_s1_arbitrator:the_input_packet_s1                                                                                                                                                                                                 ; work         ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                ; 145 (43)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ; work         ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                         ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ; work         ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ; work         ;
;             |scfifo:rfifo|                                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                     ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ; work         ;
;             |scfifo:wfifo|                                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                     ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ; work         ;
;       |lcd_0:the_lcd_0|                                                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|lcd_0:the_lcd_0                                                                                                                                                                                                                                ; work         ;
;       |lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|                                                                     ; 24 (24)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave                                                                                                                                                                                         ; work         ;
;       |leds:the_leds|                                                                                                              ; 8 (8)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|leds:the_leds                                                                                                                                                                                                                                  ; work         ;
;       |leds_s1_arbitrator:the_leds_s1|                                                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|leds_s1_arbitrator:the_leds_s1                                                                                                                                                                                                                 ; work         ;
;       |output_packet:the_output_packet|                                                                                            ; 68 (68)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|output_packet:the_output_packet                                                                                                                                                                                                                ; work         ;
;       |output_packet_s1_arbitrator:the_output_packet_s1|                                                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|output_packet_s1_arbitrator:the_output_packet_s1                                                                                                                                                                                               ; work         ;
;       |pixel_buffer_0:the_pixel_buffer_0|                                                                                          ; 376 (281)         ; 196 (134)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0                                                                                                                                                                                                              ; work         ;
;          |scfifo:Data_from_Buffer_FIFO|                                                                                            ; 57 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO                                                                                                                                                                                 ; work         ;
;             |scfifo_50a1:auto_generated|                                                                                           ; 57 (6)            ; 35 (2)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated                                                                                                                                                      ; work         ;
;                |a_dpfifo_qn31:dpfifo|                                                                                              ; 51 (28)           ; 33 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo                                                                                                                                 ; work         ;
;                   |altsyncram_vc81:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram                                                                                                         ; work         ;
;                   |cntr_d5b:rd_ptr_msb|                                                                                            ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                             ; work         ;
;                   |cntr_e5b:wr_ptr|                                                                                                ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr                                                                                                                 ; work         ;
;                   |cntr_q57:usedw_counter|                                                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter                                                                                                          ; work         ;
;          |scfifo:Enlarge_Height_FIFO|                                                                                              ; 38 (0)            ; 27 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO                                                                                                                                                                                   ; work         ;
;             |scfifo_sc21:auto_generated|                                                                                           ; 38 (0)            ; 27 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated                                                                                                                                                        ; work         ;
;                |a_dpfifo_f421:dpfifo|                                                                                              ; 38 (20)           ; 27 (10)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo                                                                                                                                   ; work         ;
;                   |altsyncram_tc81:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|altsyncram_tc81:FIFOram                                                                                                           ; work         ;
;                   |cntr_f5b:rd_ptr_msb|                                                                                            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_f5b:rd_ptr_msb                                                                                                               ; work         ;
;                   |cntr_g5b:wr_ptr|                                                                                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_g5b:wr_ptr                                                                                                                   ; work         ;
;       |pixel_buffer_0_avalon_pixel_buffer_master_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_master|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_master_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_master                                                                                                                                             ; work         ;
;       |pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_slave|                           ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_slave                                                                                                                                               ; work         ;
;       |processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch|                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch                                                                                                                                                                 ; work         ;
;       |push_buttons:the_push_buttons|                                                                                              ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|push_buttons:the_push_buttons                                                                                                                                                                                                                  ; work         ;
;       |push_buttons_s1_arbitrator:the_push_buttons_s1|                                                                             ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|push_buttons_s1_arbitrator:the_push_buttons_s1                                                                                                                                                                                                 ; work         ;
;       |sdram_0:the_sdram_0|                                                                                                        ; 265 (214)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0                                                                                                                                                                                                                            ; work         ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                               ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ; work         ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                       ; 107 (57)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|                        ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ; work         ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|          ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ; work         ;
;       |sram_0:the_sram_0|                                                                                                          ; 40 (40)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sram_0:the_sram_0                                                                                                                                                                                                                              ; work         ;
;       |sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|                                                           ; 45 (45)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave                                                                                                                                                                               ; work         ;
;       |switches:the_switches|                                                                                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|switches:the_switches                                                                                                                                                                                                                          ; work         ;
;       |switches_s1_arbitrator:the_switches_s1|                                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|switches_s1_arbitrator:the_switches_s1                                                                                                                                                                                                         ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                     ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ; work         ;
;       |timer_0:the_timer_0|                                                                                                        ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|timer_0:the_timer_0                                                                                                                                                                                                                            ; work         ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                                       ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ; work         ;
;       |vga_0:the_vga_0|                                                                                                            ; 76 (6)            ; 82 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0                                                                                                                                                                                                                                ; work         ;
;          |Altera_UP_VGA_DAC:VGA_DAC|                                                                                               ; 70 (70)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC                                                                                                                                                                                                      ; work         ;
;    |pulse_timer:quart_sec|                                                                                                         ; 43 (43)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|pulse_timer:quart_sec                                                                                                                                                                                                                                                    ; work         ;
;    |pulse_timer:two_sec|                                                                                                           ; 44 (44)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|pulse_timer:two_sec                                                                                                                                                                                                                                                      ; work         ;
;    |rx_packet:recevie_packet|                                                                                                      ; 95 (95)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|rx_packet:recevie_packet                                                                                                                                                                                                                                                 ; work         ;
;    |seg7:h0|                                                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h0                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h1|                                                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h1                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h2|                                                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h2                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h3|                                                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h3                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h4|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h4                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h5|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h5                                                                                                                                                                                                                                                                  ; work         ;
;    |seg7:h6|                                                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|seg7:h6                                                                                                                                                                                                                                                                  ; work         ;
;    |tx_packet:send_packet|                                                                                                         ; 88 (88)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|tx_packet:send_packet                                                                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|receive_packet_state                                                                                                                               ;
+------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------+
; Name                               ; receive_packet_state.DO_RECEIVE ; receive_packet_state.RECEIVE_NEXT ; receive_packet_state.WAIT_RECEIVE ; receive_packet_state.START_RECEIVE ;
+------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------+
; receive_packet_state.START_RECEIVE ; 0                               ; 0                                 ; 0                                 ; 0                                  ;
; receive_packet_state.WAIT_RECEIVE  ; 0                               ; 0                                 ; 1                                 ; 1                                  ;
; receive_packet_state.RECEIVE_NEXT  ; 0                               ; 1                                 ; 0                                 ; 1                                  ;
; receive_packet_state.DO_RECEIVE    ; 1                               ; 0                                 ; 0                                 ; 1                                  ;
+------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|pb_to_proc_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+----------------------------+----------------------------------+---------------------------------+---------------------------+----------------------------------------------+----------------------------------------+--------------------------+------------------------------+-----------------------------+-----------------------------------+-------------------------------------+---------------------------------+----------------------------------+-------------------------------+--------------------------+---------------------------+-----------------------+----------------------------+------------------------------+
; Name                                         ; pb_to_proc_state.COUNTDOWN ; pb_to_proc_state.WAIT_FOR_USERS2 ; pb_to_proc_state.WAIT_FOR_USERS ; pb_to_proc_state.NEW_GAME ; pb_to_proc_state.PROC_INTERRUPT_FOR_TRANSFER ; pb_to_proc_state.NEXT_ADDRESS_TO_WRITE ; pb_to_proc_state.TX_NEXT ; pb_to_proc_state.TX_COMPLETE ; pb_to_proc_state.REQUEST_TX ; pb_to_proc_state.TRANSMIT_PLAYERS ; pb_to_proc_state.RECEIVE_DATA_WRITE ; pb_to_proc_state.WAIT_UNTIL_LOW ; pb_to_proc_state.RECEIVE_PACKETS ; pb_to_proc_state.INIT_RECEIVE ; pb_to_proc_state.READ_PB ; pb_to_proc_state.WAIT_ACK ; pb_to_proc_state.SEND ; pb_to_proc_state.INIT_SEND ; pb_to_proc_state.RESET_TIMER ;
+----------------------------------------------+----------------------------+----------------------------------+---------------------------------+---------------------------+----------------------------------------------+----------------------------------------+--------------------------+------------------------------+-----------------------------+-----------------------------------+-------------------------------------+---------------------------------+----------------------------------+-------------------------------+--------------------------+---------------------------+-----------------------+----------------------------+------------------------------+
; pb_to_proc_state.RESET_TIMER                 ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 0                            ;
; pb_to_proc_state.INIT_SEND                   ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 1                          ; 1                            ;
; pb_to_proc_state.SEND                        ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 1                     ; 0                          ; 1                            ;
; pb_to_proc_state.WAIT_ACK                    ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 1                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.READ_PB                     ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 1                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.INIT_RECEIVE                ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 1                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.RECEIVE_PACKETS             ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 1                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.WAIT_UNTIL_LOW              ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 1                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.RECEIVE_DATA_WRITE          ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 1                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.TRANSMIT_PLAYERS            ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 1                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.REQUEST_TX                  ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 1                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.TX_COMPLETE                 ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 1                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.TX_NEXT                     ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 1                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.NEXT_ADDRESS_TO_WRITE       ; 0                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 1                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.PROC_INTERRUPT_FOR_TRANSFER ; 0                          ; 0                                ; 0                               ; 0                         ; 1                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.NEW_GAME                    ; 0                          ; 0                                ; 0                               ; 1                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.WAIT_FOR_USERS              ; 0                          ; 0                                ; 1                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.WAIT_FOR_USERS2             ; 0                          ; 1                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
; pb_to_proc_state.COUNTDOWN                   ; 1                          ; 0                                ; 0                               ; 0                         ; 0                                            ; 0                                      ; 0                        ; 0                            ; 0                           ; 0                                 ; 0                                   ; 0                               ; 0                                ; 0                             ; 0                        ; 0                         ; 0                     ; 0                          ; 1                            ;
+----------------------------------------------+----------------------------+----------------------------------+---------------------------------+---------------------------+----------------------------------------------+----------------------------------------+--------------------------+------------------------------+-----------------------------+-----------------------------------+-------------------------------------+---------------------------------+----------------------------------+-------------------------------+--------------------------+---------------------------+-----------------------+----------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|tx_packet:send_packet|e_state                                                                                                                                                                                                                              ;
+--------------------------+---------------+--------------------+---------------+----------------------+--------------------------+--------------------------+--------------------------+---------------------+--------------------+--------------------+--------------------+--------------+
; Name                     ; e_state.ERROR ; e_state.DELAY_SPIN ; e_state.IDLE2 ; e_state.STATE_LENGTH ; e_state.STATE_DATA_WRITE ; e_state.STATE_DATA_READ2 ; e_state.STATE_DATA_READ1 ; e_state.STATE_ETHER ; e_state.STATE_MAC1 ; e_state.STATE_MAC2 ; e_state.STATE_MAC3 ; e_state.IDLE ;
+--------------------------+---------------+--------------------+---------------+----------------------+--------------------------+--------------------------+--------------------------+---------------------+--------------------+--------------------+--------------------+--------------+
; e_state.IDLE             ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 0            ;
; e_state.STATE_MAC3       ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 1                  ; 1            ;
; e_state.STATE_MAC2       ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 1                  ; 0                  ; 1            ;
; e_state.STATE_MAC1       ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 1                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_ETHER      ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 1                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_DATA_READ1 ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 1                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_DATA_READ2 ; 0             ; 0                  ; 0             ; 0                    ; 0                        ; 1                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_DATA_WRITE ; 0             ; 0                  ; 0             ; 0                    ; 1                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_LENGTH     ; 0             ; 0                  ; 0             ; 1                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.IDLE2            ; 0             ; 0                  ; 1             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.DELAY_SPIN       ; 0             ; 1                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.ERROR            ; 1             ; 0                  ; 0             ; 0                    ; 0                        ; 0                        ; 0                        ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
+--------------------------+---------------+--------------------+---------------+----------------------+--------------------------+--------------------------+--------------------------+---------------------+--------------------+--------------------+--------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|rx_packet:recevie_packet|e_state                                                                                                                                                                                                                                                                                               ;
+---------------------------+--------------------+-----------------------+----------------------+----------------------+----------------------+---------------+---------------+-----------------------+---------------------------+-------------------------+---------------------+--------------------+--------------------+--------------------+--------------+
; Name                      ; e_state.DELAY_SPIN ; e_state.STATE_LENGTH2 ; e_state.STATE_MAC1_2 ; e_state.STATE_MAC2_2 ; e_state.STATE_MAC3_2 ; e_state.ERROR ; e_state.IDLE2 ; e_state.STATE_LENGTH1 ; e_state.STATE_DATA_WRITE1 ; e_state.STATE_DATA_READ ; e_state.STATE_ETHER ; e_state.STATE_MAC1 ; e_state.STATE_MAC2 ; e_state.STATE_MAC3 ; e_state.IDLE ;
+---------------------------+--------------------+-----------------------+----------------------+----------------------+----------------------+---------------+---------------+-----------------------+---------------------------+-------------------------+---------------------+--------------------+--------------------+--------------------+--------------+
; e_state.IDLE              ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 0            ;
; e_state.STATE_MAC3        ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 1                  ; 1            ;
; e_state.STATE_MAC2        ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 1                  ; 0                  ; 1            ;
; e_state.STATE_MAC1        ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 1                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_ETHER       ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 1                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_DATA_READ   ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 1                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_DATA_WRITE1 ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 1                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_LENGTH1     ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 1                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.IDLE2             ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 1             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.ERROR             ; 0                  ; 0                     ; 0                    ; 0                    ; 0                    ; 1             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_MAC3_2      ; 0                  ; 0                     ; 0                    ; 0                    ; 1                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_MAC2_2      ; 0                  ; 0                     ; 0                    ; 1                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_MAC1_2      ; 0                  ; 0                     ; 1                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.STATE_LENGTH2     ; 0                  ; 1                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
; e_state.DELAY_SPIN        ; 1                  ; 0                     ; 0                    ; 0                    ; 0                    ; 0             ; 0             ; 0                     ; 0                         ; 0                       ; 0                   ; 0                  ; 0                  ; 0                  ; 1            ;
+---------------------------+--------------------+-----------------------+----------------------+----------------------+----------------------+---------------+---------------+-----------------------+---------------------------+-------------------------+---------------------+--------------------+--------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|dm9000a_controller:ethernet|issue_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+
; Name                            ; issue_register.0000000011111111 ; issue_register.0000000011111110 ; issue_register.0000000011110010 ; issue_register.0000000011110000 ; issue_register.0000000000011111 ; issue_register.0000000000011101 ; issue_register.0000000000011100 ; issue_register.0000000000011011 ; issue_register.0000000000011010 ; issue_register.0000000000011001 ; issue_register.0000000000011000 ; issue_register.0000000000010111 ; issue_register.0000000000010110 ; issue_register.0000000000010101 ; issue_register.0000000000010100 ; issue_register.0000000000010011 ; issue_register.0000000000010010 ; issue_register.0000000000010001 ; issue_register.0000000000010000 ; issue_register.0000000000000101 ; issue_register.0000000000000001 ; issue_register.0000000000000000 ;
+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+
; issue_register.0000000000000000 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ;
; issue_register.0000000000000001 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 1                               ;
; issue_register.0000000000000101 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 1                               ;
; issue_register.0000000000010000 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010001 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010010 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010011 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010100 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010101 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010110 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000010111 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011000 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011001 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011010 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011011 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011100 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011101 ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000000011111 ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000011110000 ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000011110010 ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000011111110 ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
; issue_register.0000000011111111 ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ;
+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|dm9000a_controller:ethernet|cmd_post_spin_state                                ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; cmd_post_spin_state.00010 ; cmd_post_spin_state.00100 ; cmd_post_spin_state.00011 ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; cmd_post_spin_state.00010 ; 0                         ; 0                         ; 0                         ;
; cmd_post_spin_state.00011 ; 1                         ; 0                         ; 1                         ;
; cmd_post_spin_state.00100 ; 1                         ; 1                         ; 0                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|dm9000a_controller:ethernet|cmd_state                                                                                                                                                                                                                                                                                                  ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; cmd_state.10010 ; cmd_state.10001 ; cmd_state.10000 ; cmd_state.01111 ; cmd_state.01110 ; cmd_state.01101 ; cmd_state.01100 ; cmd_state.01011 ; cmd_state.01010 ; cmd_state.01001 ; cmd_state.01000 ; cmd_state.00111 ; cmd_state.00110 ; cmd_state.00101 ; cmd_state.00100 ; cmd_state.00011 ; cmd_state.00010 ; cmd_state.00000 ; cmd_state.00001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; cmd_state.00001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; cmd_state.00000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; cmd_state.00010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; cmd_state.00011 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; cmd_state.00100 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.00101 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.00110 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.00111 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01011 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01100 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01101 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01110 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.01111 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.10000 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.10001 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; cmd_state.10010 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|dm9000a_controller:ethernet|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.101110 ; state.101101 ; state.101100 ; state.101011 ; state.101010 ; state.101001 ; state.101000 ; state.100111 ; state.100110 ; state.100101 ; state.100100 ; state.100011 ; state.100010 ; state.100001 ; state.100000 ; state.011111 ; state.011110 ; state.011101 ; state.011100 ; state.011011 ; state.011010 ; state.011001 ; state.011000 ; state.010111 ; state.010110 ; state.010101 ; state.010100 ; state.010011 ; state.010010 ; state.010001 ; state.010000 ; state.001111 ; state.001110 ; state.001101 ; state.001100 ; state.001011 ; state.001010 ; state.001001 ; state.001000 ; state.000111 ; state.000110 ; state.000101 ; state.000100 ; state.000011 ; state.000010 ; state.000001 ; state.000000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.000000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.000001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.000010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.000011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.000100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.000101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.000110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.000111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.001111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.010111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.011111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.100111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101010 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101101 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.101110 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|memory_debug_r_and_w:debug_pb|m_state                                                                                                                         ;
+-----------------------+-----------------------+----------------------+---------------------+---------------------+---------------------+-----------------+-----------------+-----------------+
; Name                  ; m_state.M_WRITE_NEXT1 ; m_state.M_INIT_WRITE ; m_state.M_INCREMENT ; m_state.M_READ_NEXT ; m_state.M_INIT_READ ; m_state.M_IDLE3 ; m_state.M_IDLE2 ; m_state.M_IDLE1 ;
+-----------------------+-----------------------+----------------------+---------------------+---------------------+---------------------+-----------------+-----------------+-----------------+
; m_state.M_IDLE1       ; 0                     ; 0                    ; 0                   ; 0                   ; 0                   ; 0               ; 0               ; 0               ;
; m_state.M_IDLE2       ; 0                     ; 0                    ; 0                   ; 0                   ; 0                   ; 0               ; 1               ; 1               ;
; m_state.M_IDLE3       ; 0                     ; 0                    ; 0                   ; 0                   ; 0                   ; 1               ; 0               ; 1               ;
; m_state.M_INIT_READ   ; 0                     ; 0                    ; 0                   ; 0                   ; 1                   ; 0               ; 0               ; 1               ;
; m_state.M_READ_NEXT   ; 0                     ; 0                    ; 0                   ; 1                   ; 0                   ; 0               ; 0               ; 1               ;
; m_state.M_INCREMENT   ; 0                     ; 0                    ; 1                   ; 0                   ; 0                   ; 0               ; 0               ; 1               ;
; m_state.M_INIT_WRITE  ; 0                     ; 1                    ; 0                   ; 0                   ; 0                   ; 0               ; 0               ; 1               ;
; m_state.M_WRITE_NEXT1 ; 1                     ; 0                    ; 0                   ; 0                   ; 0                   ; 0               ; 0               ; 1               ;
+-----------------------+-----------------------+----------------------+---------------------+---------------------+---------------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_next          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_state                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+---------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                      ;
+------------+------------+------------+------------+---------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                               ;
+------------+------------+------------+------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|i_state            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave                                                              ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+
; Name                                   ; s_alavon_slave.I2C_STATE_3_COMPLETE ; s_alavon_slave.I2C_STATE_2_TRANSFERING ; s_alavon_slave.I2C_STATE_1_START ; s_alavon_slave.I2C_STATE_0_IDLE ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+
; s_alavon_slave.I2C_STATE_0_IDLE        ; 0                                   ; 0                                      ; 0                                ; 0                               ;
; s_alavon_slave.I2C_STATE_1_START       ; 0                                   ; 0                                      ; 1                                ; 1                               ;
; s_alavon_slave.I2C_STATE_2_TRANSFERING ; 0                                   ; 1                                      ; 0                                ; 1                               ;
; s_alavon_slave.I2C_STATE_3_COMPLETE    ; 1                                   ; 0                                      ; 0                                ; 1                               ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                     ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                            ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |gm_controller|pulse_timer:two_sec|pulse_state ;
+--------------------------+-------------------------------------+
; Name                     ; pulse_state.PCOUNTDOWN              ;
+--------------------------+-------------------------------------+
; pulse_state.PRESET_TIMER ; 0                                   ;
; pulse_state.PCOUNTDOWN   ; 1                                   ;
+--------------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |gm_controller|pulse_timer:quart_sec|pulse_state ;
+--------------------------+---------------------------------------+
; Name                     ; pulse_state.PCOUNTDOWN                ;
+--------------------------+---------------------------------------+
; pulse_state.PRESET_TIMER ; 0                                     ;
; pulse_state.PCOUNTDOWN   ; 1                                     ;
+--------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw17|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw16|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw15|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw14|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw13|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw12|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw11|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw10|b_state       ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw9|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw8|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw7|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw6|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw5|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw4|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw3|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw2|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw1|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |gm_controller|debounce_DE2_SW:debSW|debouncer:sw0|b_state        ;
+------------------+------------------+------------+------------------+-------------+
; Name             ; b_state.OFF_2_ON ; b_state.ON ; b_state.ON_2_OFF ; b_state.OFF ;
+------------------+------------------+------------+------------------+-------------+
; b_state.OFF      ; 0                ; 0          ; 0                ; 0           ;
; b_state.ON_2_OFF ; 0                ; 0          ; 1                ; 1           ;
; b_state.ON       ; 0                ; 1          ; 0                ; 1           ;
; b_state.OFF_2_ON ; 1                ; 0          ; 0                ; 1           ;
+------------------+------------------+------------+------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch|data_out                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr|dffe17a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                              ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr|dffe16a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr|dffe17a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr|dffe16a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pb_wren_proc_read                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tx_packet:send_packet|pb_wren                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; rx_packet:recevie_packet|counter[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; memory_debug_r_and_w:debug_pb|pb_data_debug[10..15]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|vga_0:the_vga_0|VGA_SYNC                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|switches:the_switches|readdata[4..17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|input_packet:the_input_packet|readdata[17..23,28..30]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|de_boards_0:the_de_boards_0|aud_clk_select[0..1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[4..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[4..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[0..8]                                               ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                                                                                      ;
; player_send_address[4..47]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; player_data_address[0..5]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; rx_packet:recevie_packet|from_address[3..47]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                               ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|clr_break_line                                                                                                                             ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                       ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                       ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                       ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                       ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                       ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                      ;
; dm9000a_controller:ethernet|issue_data[8..13,15]                                                                                                                                                                         ; Merged with dm9000a_controller:ethernet|issue_data[14]                                                                                                                                           ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[5]                                                                                                                                          ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[0]                                                                                                      ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[6]                                                                                                                                          ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[1]                                                                                                      ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[7]                                                                                                                                          ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[2]                                                                                                      ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[8]                                                                                                                                          ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[3]                                                                                                      ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[9]                                                                                                                                          ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_blue[4]                                                                                                      ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[7]                                                                                                                                         ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[1]                                                                                                     ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[8]                                                                                                                                         ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[2]                                                                                                     ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[9]                                                                                                                                         ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[3]                                                                                                     ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[6]                                                                                                                                           ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[1]                                                                                                       ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[7]                                                                                                                                           ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[2]                                                                                                       ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[8]                                                                                                                                           ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[3]                                                                                                       ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[9]                                                                                                                                           ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[4]                                                                                                       ;
; processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|d1_timer_0_s1_end_xfer                                                                                                                                    ; Merged with processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|d1_reasons_to_wait                                                                                                    ;
; processor1:the_processor1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                         ; Merged with processor1:the_processor1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                  ;
; processor1:the_processor1|switches_s1_arbitrator:the_switches_s1|d1_switches_s1_end_xfer                                                                                                                                 ; Merged with processor1:the_processor1|switches_s1_arbitrator:the_switches_s1|d1_reasons_to_wait                                                                                                  ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                         ; Merged with processor1:the_processor1|sdram_0:the_sdram_0|i_addr[11]                                                                                                                             ;
; processor1:the_processor1|push_buttons_s1_arbitrator:the_push_buttons_s1|d1_push_buttons_s1_end_xfer                                                                                                                     ; Merged with processor1:the_processor1|push_buttons_s1_arbitrator:the_push_buttons_s1|d1_reasons_to_wait                                                                                          ;
; processor1:the_processor1|output_packet_s1_arbitrator:the_output_packet_s1|d1_output_packet_s1_end_xfer                                                                                                                  ; Merged with processor1:the_processor1|output_packet_s1_arbitrator:the_output_packet_s1|d1_reasons_to_wait                                                                                        ;
; processor1:the_processor1|leds_s1_arbitrator:the_leds_s1|d1_leds_s1_end_xfer                                                                                                                                             ; Merged with processor1:the_processor1|leds_s1_arbitrator:the_leds_s1|d1_reasons_to_wait                                                                                                          ;
; processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|d1_lcd_0_control_slave_end_xfer                                                                                                         ; Merged with processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|d1_reasons_to_wait                                                                                  ;
; processor1:the_processor1|input_packet_s1_arbitrator:the_input_packet_s1|d1_input_packet_s1_end_xfer                                                                                                                     ; Merged with processor1:the_processor1|input_packet_s1_arbitrator:the_input_packet_s1|d1_reasons_to_wait                                                                                          ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                             ; Merged with processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                          ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|num_bits_to_transfer[1..2]                                                                                                               ; Merged with processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|num_bits_to_transfer[0]                                                                              ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[6]                                                                                                                                         ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[0]                                                                                                     ;
; processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[5]                                                                                                                                           ; Merged with processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_red[0]                                                                                                       ;
; tx_packet:send_packet|counter[0]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; dm9000a_controller:ethernet|issue_data[14]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1 ;
; processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                   ; Merged with processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0 ;
; memory_debug_r_and_w:debug_pb|m_read_counter[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; interrupt_line[0..2]                                                                                                                                                                                                     ; Merged with interrupt_line[3]                                                                                                                                                                    ;
; player_data_address[6]                                                                                                                                                                                                   ; Merged with player_send_address[0]                                                                                                                                                               ;
; dm9000a_controller:ethernet|issue_data[2]                                                                                                                                                                                ; Merged with dm9000a_controller:ethernet|issue_data[3]                                                                                                                                            ;
; memory_debug_r_and_w:debug_pb|m_read_counter[1..6]                                                                                                                                                                       ; Merged with memory_debug_r_and_w:debug_pb|m_read_counter[8]                                                                                                                                      ;
; processor1:the_processor1|push_buttons:the_push_buttons|d1_data_in[0..2]                                                                                                                                                 ; Merged with processor1:the_processor1|push_buttons:the_push_buttons|d1_data_in[3]                                                                                                                ;
; processor1:the_processor1|push_buttons:the_push_buttons|d2_data_in[0..2]                                                                                                                                                 ; Merged with processor1:the_processor1|push_buttons:the_push_buttons|d2_data_in[3]                                                                                                                ;
; processor1:the_processor1|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                               ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                          ;
; processor1:the_processor1|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                                                                                ; Merged with processor1:the_processor1|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                           ;
; processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_master_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_master|pixel_buffer_0_avalon_pixel_buffer_master_read_but_no_slave_selected                        ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                       ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                              ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                           ; Lost fanout                                                                                                                                                                                      ;
; receive_packet_state.DO_RECEIVE                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; receive_packet_state~5                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; receive_packet_state~6                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~4                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~5                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~6                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~7                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~8                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pb_to_proc_state~9                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; tx_packet:send_packet|e_state~4                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; tx_packet:send_packet|e_state~5                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; tx_packet:send_packet|e_state~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; tx_packet:send_packet|e_state~7                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~4                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~5                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~6                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~7                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~8                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; rx_packet:recevie_packet|e_state~9                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~2                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~3                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~6                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~7                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~8                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~9                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~10                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~11                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~12                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~13                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~14                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~15                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~16                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register~17                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_post_spin_state~4                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_post_spin_state~5                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_post_spin_state~6                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_state~7                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_state~8                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_state~9                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_state~10                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|cmd_state~11                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~2                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~3                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~4                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~5                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~6                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|state~7                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; memory_debug_r_and_w:debug_pb|m_state~4                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; memory_debug_r_and_w:debug_pb|m_state~5                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; memory_debug_r_and_w:debug_pb|m_state~6                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; memory_debug_r_and_w:debug_pb|m_state~7                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_next~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_next~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_next~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_next~14                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_next~16                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_next~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_next~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_next~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_state~14                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_state~15                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|sdram_0:the_sdram_0|i_state~16                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave~2                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave~3                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                       ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                       ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:two_sec|pulse_state~6                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:two_sec|pulse_state~7                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:two_sec|pulse_state~8                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:two_sec|pulse_state~9                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:quart_sec|pulse_state~6                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:quart_sec|pulse_state~7                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:quart_sec|pulse_state~8                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; pulse_timer:quart_sec|pulse_state~9                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw16|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw16|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw15|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw15|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw13|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw13|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw12|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw12|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw11|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw11|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state~7                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw6|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw6|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw5|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw5|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw4|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw4|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw2|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw2|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw0|b_state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw0|b_state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_counter[3..19]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_counter[3..19]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_counter[3..19]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_counter[3..19]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_counter[3..19]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_counter[3..19]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_counter[3..19]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_counter[3..19]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_counter[0..2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_counter[0..2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_counter[0..2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_counter[0..2]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_counter[0..2]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_counter[0..2]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_counter[0..2]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_counter[0..2]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; dm9000a_controller:ethernet|issue_register.0000000000010001                                                                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state.OFF                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state.ON_2_OFF                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state.ON                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw17|b_state.OFF_2_ON                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON_2_OFF                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF_2_ON                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state.OFF                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state.ON_2_OFF                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state.ON                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw10|b_state.OFF_2_ON                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state.OFF                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state.ON_2_OFF                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state.ON                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw9|b_state.OFF_2_ON                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON_2_OFF                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF_2_ON                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON_2_OFF                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF_2_ON                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON_2_OFF                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF_2_ON                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; tx_packet:send_packet|e_state.ERROR                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; rx_packet:recevie_packet|e_state.ERROR                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[0]                                                                                 ; Lost fanout                                                                                                                                                                                      ;
; Total Number of Removed Registers = 694                                                                                                                                                                                  ;                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module, ;
;                                                                                                                                         ; due to stuck port data_in ; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module,        ;
;                                                                                                                                         ;                           ; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                      ;
; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                           ; Stuck at GND              ; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[1],                           ;
;                                                                                                                                         ; due to stuck port data_in ; processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[0]                            ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                       ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                   ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                               ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]   ; Stuck at GND              ; processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                      ; Stuck at GND              ; processor1:the_processor1|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
; tx_packet:send_packet|e_state.ERROR                                                                                                     ; Stuck at GND              ; rx_packet:recevie_packet|e_state.ERROR                                                                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|issue_data[3]                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_latency_counter[0]                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[2]                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_v_sync                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|write_interrupt_en                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_slow_inst_result[4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|D_iw[6]                                                                                                                                                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_inst_result[18]                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_inst_result[2]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|data_from_i2c[3]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|readdata[30]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gm_controller|tx_packet:send_packet|pb_address[6]                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gm_controller|rx_packet:recevie_packet|next_address[7]                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |gm_controller|dm9000a_controller:ethernet|rx_fifo_wr_data[4]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sram_0:the_sram_0|SRAM_ADDR[5]                                                                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|d_writedata[11]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[1]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wr_data_cnt[3]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|w_address_in[4]                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|h_address_in[1]                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|buffer_start_address[4]                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|vga_green[0]                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|ic_tag_wraddress[6]                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_src2[30]                                                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|h_address_out[8]                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|w_address_out[1]                                                                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[14]                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|pixel_counter[10]                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[2]                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[29]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|M_st_data[30]                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |gm_controller|memory_debug_r_and_w:debug_pb|m_counter[1]                                                                                                                                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|readdata[13]                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|readdata[0]                                                                                                                                                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|back_buf_start_address[2]                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|back_buf_start_address[12]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|back_buf_start_address[22]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|back_buf_start_address[27]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|dm9000a_controller:ethernet|rx_fifo_wr_data[10]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_src1[15]                                                                                                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC|line_counter[2]                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|rx_length[8]                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|M_mem_byte_en[2]                                                                                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[27]                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|data_to_transfer[7]                                                                                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|F_pc[13]                                                                                                                                                                   ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|M_pipe_flush_waddr[14]                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|tx_length[9]                                                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|slave_readdata[12]                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|cmd_spin_count[0]                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_addr[7]                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gm_controller|tx_packet:send_packet|tx_fifo_wr_data[0]                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|cmd_spin_count[12]                                                                                                                                                                       ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[12]                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |gm_controller|tx_packet:send_packet|tx_fifo_wr_data[3]                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|address_position[2]                                                                                                                                                                      ;
; 12:1               ; 10 bits   ; 80 LEs        ; 10 LEs               ; 70 LEs                 ; Yes        ; |gm_controller|rx_packet:recevie_packet|counter[1]                                                                                                                                                                                  ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|d_writedata[5]                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|m_data[0]                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |gm_controller|memory_usage_state[2]                                                                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |gm_controller|dm9000a_controller:ethernet|data_out[9]                                                                                                                                                                              ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |gm_controller|dm9000a_controller:ethernet|data_out[4]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gm_controller|dm9000a_controller:ethernet|state                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gm_controller|dm9000a_controller:ethernet|state                                                                                                                                                                                    ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |gm_controller|dm9000a_controller:ethernet|cmd_state                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|comb                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_logic_result[14]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|F_iw[2]                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|dc_data_rd_port_addr[1]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|dc_data_wr_port_addr[4]                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|dc_data_wr_port_data[20]                                                                                                                                                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |gm_controller|pb_address[2]                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_readdata[2]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_alu_result[1]                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_alu_result[8]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|D_dst_regnum[4]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[3]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |gm_controller|pb_data[13]                                                                                                                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |gm_controller|pb_data[4]                                                                                                                                                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_alu_result[27]                                                                                                                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|E_alu_result[20]                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|D_src2_reg[21]                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_wr_data_unfiltered[31]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_wr_data_unfiltered[15]                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |gm_controller|dm9000a_controller:ethernet|cmd_state                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|A_wr_data_unfiltered[6]                                                                                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|Selector35                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|Selector28                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                               ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                                      ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                       ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                        ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                                          ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                                                   ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                              ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                              ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0 ;
+---------------------------+---------------------+------+---------------------+
; Assignment                ; Value               ; From ; To                  ;
+---------------------------+---------------------+------+---------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -                   ;
+---------------------------+---------------------+------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|altsyncram_tc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|sdram_0:the_sdram_0 ;
+-----------------------------+-------+------+-------------------------+
; Assignment                  ; Value ; From ; To                      ;
+-----------------------------+-------+------+-------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0         ;
+-----------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                             ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                        ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                           ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                           ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for packet_buffer:p2_packets|altsyncram:altsyncram_component|altsyncram_66a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated                                          ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe23|dffe24a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe23|dffe24a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                     ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                             ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                   ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe23 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated                                          ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe18|dffe19a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe15|dffe16a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_5fc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                     ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_4fc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                             ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                   ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |gm_controller    ;
+-----------------------------+----------------------------------+-----------------+
; Parameter Name              ; Value                            ; Type            ;
+-----------------------------+----------------------------------+-----------------+
; ARBITRATE                   ; 000                              ; Unsigned Binary ;
; TX                          ; 001                              ; Unsigned Binary ;
; RX                          ; 010                              ; Unsigned Binary ;
; PROC_READ                   ; 011                              ; Unsigned Binary ;
; PROC_WRITE                  ; 100                              ; Unsigned Binary ;
; DEBUG                       ; 101                              ; Unsigned Binary ;
; RESET_TIMER                 ; 00000                            ; Unsigned Binary ;
; INIT_SEND                   ; 00001                            ; Unsigned Binary ;
; SEND                        ; 00010                            ; Unsigned Binary ;
; WAIT_ACK                    ; 00011                            ; Unsigned Binary ;
; READ_PB                     ; 00100                            ; Unsigned Binary ;
; INIT_RECEIVE                ; 00101                            ; Unsigned Binary ;
; RECEIVE_PACKETS             ; 00110                            ; Unsigned Binary ;
; WAIT_UNTIL_LOW              ; 00111                            ; Unsigned Binary ;
; RECEIVE_DATA_WRITE          ; 01000                            ; Unsigned Binary ;
; TRANSMIT_PLAYERS            ; 01001                            ; Unsigned Binary ;
; REQUEST_TX                  ; 01010                            ; Unsigned Binary ;
; TX_COMPLETE                 ; 01011                            ; Unsigned Binary ;
; TX_NEXT                     ; 01100                            ; Unsigned Binary ;
; NEXT_ADDRESS_TO_WRITE       ; 01101                            ; Unsigned Binary ;
; PROC_INTERRUPT_FOR_TRANSFER ; 01110                            ; Unsigned Binary ;
; NEW_GAME                    ; 01111                            ; Unsigned Binary ;
; WAIT_FOR_USERS              ; 10000                            ; Unsigned Binary ;
; WAIT_FOR_USERS2             ; 10001                            ; Unsigned Binary ;
; COUNTDOWN                   ; 11111                            ; Unsigned Binary ;
; TIMER_OUT                   ; 00000010111110101111000010000000 ; Unsigned Binary ;
; DO_RECEIVE                  ; 11                               ; Unsigned Binary ;
; START_RECEIVE               ; 10                               ; Unsigned Binary ;
; WAIT_RECEIVE                ; 01                               ; Unsigned Binary ;
; RECEIVE_NEXT                ; 00                               ; Unsigned Binary ;
+-----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw5 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw6 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw7 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw8 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw9 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                         ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                         ;
; OFF            ; 10    ; Unsigned Binary                                         ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw10 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw11 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw12 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw13 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw14 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw15 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw16 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:debSW|debouncer:sw17 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                          ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                          ;
; OFF            ; 10    ; Unsigned Binary                                          ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_timer:quart_sec ;
+----------------+----------------------------+----------------------+
; Parameter Name ; Value                      ; Type                 ;
+----------------+----------------------------+----------------------+
; PULSE_DONE     ; 00000111101000010010000000 ; Unsigned Binary      ;
; PCOUNTDOWN     ; 00001                      ; Unsigned Binary      ;
; PRESET_TIMER   ; 00000                      ; Unsigned Binary      ;
+----------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_timer:two_sec ;
+----------------+----------------------------+--------------------+
; Parameter Name ; Value                      ; Type               ;
+----------------+----------------------------+--------------------+
; PULSE_DONE     ; 00000111101000010010000000 ; Unsigned Binary    ;
; PCOUNTDOWN     ; 00001                      ; Unsigned Binary    ;
; PRESET_TIMER   ; 00000                      ; Unsigned Binary    ;
+----------------+----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0 ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 16    ; Signed Integer                                                  ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                 ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 16    ; Signed Integer                                                                                                        ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                       ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7041 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_7041 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 16    ; Signed Integer                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7041 ; Untyped                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7041 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0 ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                           ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                                                                ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                                                                ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                 ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                                                                       ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                                                                      ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                            ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                                                                 ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                                                                 ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                 ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                 ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                 ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                 ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                 ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                 ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                 ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                 ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                 ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                 ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                            ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                                          ;
+----------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                                       ;
+----------------+-------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_8pf1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                              ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_87f1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                              ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_97f1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                            ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                                          ;
+----------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2ef1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_29f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_9vc1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                              ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                           ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                                           ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                                           ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                              ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                           ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                                           ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                                           ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                           ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                         ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                              ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                              ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                               ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                           ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                                            ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                            ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                         ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                                         ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                                         ;
; M                             ; 0                 ; Untyped                                                                         ;
; N                             ; 1                 ; Untyped                                                                         ;
; M2                            ; 1                 ; Untyped                                                                         ;
; N2                            ; 1                 ; Untyped                                                                         ;
; SS                            ; 1                 ; Untyped                                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                                         ;
; M_PH                          ; 0                 ; Untyped                                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                  ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                           ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                        ;
; CLK1_MULTIPLY_BY              ; 14                ; Signed Integer                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                        ;
; CLK1_DIVIDE_BY                ; 31                ; Signed Integer                                                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                                                        ;
; M                             ; 0                 ; Untyped                                                                        ;
; N                             ; 1                 ; Untyped                                                                        ;
; M2                            ; 1                 ; Untyped                                                                        ;
; N2                            ; 1                 ; Untyped                                                                        ;
; SS                            ; 1                 ; Untyped                                                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                                                        ;
; C0_LOW                        ; 0                 ; Untyped                                                                        ;
; C1_LOW                        ; 0                 ; Untyped                                                                        ;
; C2_LOW                        ; 0                 ; Untyped                                                                        ;
; C3_LOW                        ; 0                 ; Untyped                                                                        ;
; C4_LOW                        ; 0                 ; Untyped                                                                        ;
; C5_LOW                        ; 0                 ; Untyped                                                                        ;
; C6_LOW                        ; 0                 ; Untyped                                                                        ;
; C7_LOW                        ; 0                 ; Untyped                                                                        ;
; C8_LOW                        ; 0                 ; Untyped                                                                        ;
; C9_LOW                        ; 0                 ; Untyped                                                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                        ;
; C0_PH                         ; 0                 ; Untyped                                                                        ;
; C1_PH                         ; 0                 ; Untyped                                                                        ;
; C2_PH                         ; 0                 ; Untyped                                                                        ;
; C3_PH                         ; 0                 ; Untyped                                                                        ;
; C4_PH                         ; 0                 ; Untyped                                                                        ;
; C5_PH                         ; 0                 ; Untyped                                                                        ;
; C6_PH                         ; 0                 ; Untyped                                                                        ;
; C7_PH                         ; 0                 ; Untyped                                                                        ;
; C8_PH                         ; 0                 ; Untyped                                                                        ;
; C9_PH                         ; 0                 ; Untyped                                                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                                                        ;
; L0_LOW                        ; 1                 ; Untyped                                                                        ;
; L1_LOW                        ; 1                 ; Untyped                                                                        ;
; G0_LOW                        ; 1                 ; Untyped                                                                        ;
; G1_LOW                        ; 1                 ; Untyped                                                                        ;
; G2_LOW                        ; 1                 ; Untyped                                                                        ;
; G3_LOW                        ; 1                 ; Untyped                                                                        ;
; E0_LOW                        ; 1                 ; Untyped                                                                        ;
; E1_LOW                        ; 1                 ; Untyped                                                                        ;
; E2_LOW                        ; 1                 ; Untyped                                                                        ;
; E3_LOW                        ; 1                 ; Untyped                                                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                        ;
; L0_PH                         ; 0                 ; Untyped                                                                        ;
; L1_PH                         ; 0                 ; Untyped                                                                        ;
; G0_PH                         ; 0                 ; Untyped                                                                        ;
; G1_PH                         ; 0                 ; Untyped                                                                        ;
; G2_PH                         ; 0                 ; Untyped                                                                        ;
; G3_PH                         ; 0                 ; Untyped                                                                        ;
; E0_PH                         ; 0                 ; Untyped                                                                        ;
; E1_PH                         ; 0                 ; Untyped                                                                        ;
; E2_PH                         ; 0                 ; Untyped                                                                        ;
; E3_PH                         ; 0                 ; Untyped                                                                        ;
; M_PH                          ; 0                 ; Untyped                                                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                 ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                  ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                        ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                       ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                        ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                        ;
; RESERVED                ; 0                                ; Signed Integer                                                                        ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                        ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                        ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                        ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0 ;
+--------------------------+----------------------------------+--------------------------------------------+
; Parameter Name           ; Value                            ; Type                                       ;
+--------------------------+----------------------------------+--------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000001000010010000000000000000 ; Unsigned Binary                            ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000001000010010000000000000000 ; Unsigned Binary                            ;
; WIW                      ; 8                                ; Signed Integer                             ;
; HIW                      ; 7                                ; Signed Integer                             ;
; DW                       ; 15                               ; Signed Integer                             ;
; PIXELS_IN                ; 320                              ; Signed Integer                             ;
; LINES_IN                 ; 240                              ; Signed Integer                             ;
; WOW                      ; 9                                ; Signed Integer                             ;
; HOW                      ; 8                                ; Signed Integer                             ;
; ENLARGE_WIDTH            ; 1                                ; Signed Integer                             ;
; ENLARGE_HEIGHT           ; 1                                ; Signed Integer                             ;
; EH_FIFO_ADDRESS_WIDTH    ; 9                                ; Signed Integer                             ;
; EH_FIFO_SIZE             ; 512                              ; Signed Integer                             ;
; PIXELS_OUT               ; 640                              ; Signed Integer                             ;
; LINES_OUT                ; 480                              ; Signed Integer                             ;
+--------------------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                                ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_50a1 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_sc21 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|vga_0:the_vga_0 ;
+---------------------------+------------+-----------------------------------------------+
; Parameter Name            ; Value      ; Type                                          ;
+---------------------------+------------+-----------------------------------------------+
; CW                        ; 9          ; Signed Integer                                ;
; DW                        ; 29         ; Signed Integer                                ;
; R_UI                      ; 29         ; Signed Integer                                ;
; R_LI                      ; 20         ; Signed Integer                                ;
; G_UI                      ; 19         ; Signed Integer                                ;
; G_LI                      ; 10         ; Signed Integer                                ;
; B_UI                      ; 9          ; Signed Integer                                ;
; B_LI                      ; 0          ; Signed Integer                                ;
; H_ACTIVE                  ; 640        ; Signed Integer                                ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                ;
; H_SYNC                    ; 96         ; Signed Integer                                ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                ;
; H_TOTAL                   ; 800        ; Signed Integer                                ;
; V_ACTIVE                  ; 480        ; Signed Integer                                ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                ;
; V_SYNC                    ; 2          ; Signed Integer                                ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                ;
; V_TOTAL                   ; 525        ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                               ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                               ;
+---------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC ;
+---------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                    ;
+---------------------------+------------+-------------------------------------------------------------------------+
; CW                        ; 9          ; Signed Integer                                                          ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                          ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                          ;
; H_SYNC                    ; 96         ; Signed Integer                                                          ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                          ;
; H_TOTAL                   ; 800        ; Signed Integer                                                          ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                          ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                          ;
; V_SYNC                    ; 2          ; Signed Integer                                                          ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                          ;
; V_TOTAL                   ; 525        ; Signed Integer                                                          ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                          ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                         ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                          ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                         ;
+---------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: packet_buffer:p2_packets|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_66a1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_debug_r_and_w:debug_pb ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; M_IDLE1        ; 0000  ; Unsigned Binary                                   ;
; M_IDLE2        ; 0001  ; Unsigned Binary                                   ;
; M_IDLE3        ; 0010  ; Unsigned Binary                                   ;
; M_INIT_READ    ; 0011  ; Unsigned Binary                                   ;
; M_READ_NEXT    ; 0100  ; Unsigned Binary                                   ;
; M_INCREMENT    ; 0101  ; Unsigned Binary                                   ;
; M_INIT_WRITE   ; 0110  ; Unsigned Binary                                   ;
; M_WRITE_NEXT1  ; 0111  ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dm9000a_controller:ethernet                               ;
+-------------------+------------------------------------------------------------------+-----------------+
; Parameter Name    ; Value                                                            ; Type            ;
+-------------------+------------------------------------------------------------------+-----------------+
; MAC_ADDRESS       ; 000000000000000000000000000000000000000000000001                 ; Unsigned Binary ;
; MULTICAST_ADDRESS ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; PROMISCUOUS_EN    ; 1                                                                ; Unsigned Binary ;
; BROADCAST_EN      ; 1                                                                ; Unsigned Binary ;
+-------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:rx_fifo ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DEPTH          ; 512   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_0jo1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:tx_fifo ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DEPTH          ; 64    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_ueo1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_packet:recevie_packet ;
+-------------------+-------+-------------------------------------------+
; Parameter Name    ; Value ; Type                                      ;
+-------------------+-------+-------------------------------------------+
; STATE_LENGTH1     ; 00000 ; Unsigned Binary                           ;
; STATE_MAC3        ; 00001 ; Unsigned Binary                           ;
; STATE_MAC2        ; 00010 ; Unsigned Binary                           ;
; STATE_MAC1        ; 00011 ; Unsigned Binary                           ;
; STATE_ETHER       ; 00100 ; Unsigned Binary                           ;
; STATE_DATA_READ   ; 00101 ; Unsigned Binary                           ;
; STATE_DATA_WRITE1 ; 00110 ; Unsigned Binary                           ;
; IDLE              ; 00111 ; Unsigned Binary                           ;
; IDLE2             ; 01000 ; Unsigned Binary                           ;
; ERROR             ; 01001 ; Unsigned Binary                           ;
; STATE_MAC3_2      ; 01010 ; Unsigned Binary                           ;
; STATE_MAC2_2      ; 01011 ; Unsigned Binary                           ;
; STATE_MAC1_2      ; 01100 ; Unsigned Binary                           ;
; STATE_DATA_WRITE2 ; 01101 ; Unsigned Binary                           ;
; STATE_LENGTH2     ; 01110 ; Unsigned Binary                           ;
; DELAY_SPIN        ; 01111 ; Unsigned Binary                           ;
; START             ; 10000 ; Unsigned Binary                           ;
+-------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_packet:send_packet ;
+------------------+------------------+------------------------------+
; Parameter Name   ; Value            ; Type                         ;
+------------------+------------------+------------------------------+
; STATE_LENGTH     ; 0000             ; Unsigned Binary              ;
; STATE_MAC3       ; 0001             ; Unsigned Binary              ;
; STATE_MAC2       ; 0010             ; Unsigned Binary              ;
; STATE_MAC1       ; 0011             ; Unsigned Binary              ;
; STATE_ETHER      ; 0100             ; Unsigned Binary              ;
; STATE_DATA_READ1 ; 0101             ; Unsigned Binary              ;
; STATE_DATA_READ2 ; 0110             ; Unsigned Binary              ;
; STATE_DATA_WRITE ; 0111             ; Unsigned Binary              ;
; IDLE             ; 1000             ; Unsigned Binary              ;
; IDLE2            ; 1001             ; Unsigned Binary              ;
; DELAY_SPIN       ; 1010             ; Unsigned Binary              ;
; ERROR            ; 1011             ; Unsigned Binary              ;
; ETHER_TYPE       ; 0000101000001010 ; Unsigned Binary              ;
+------------------+------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                ;
+----------------------------------------------------------------------------------------+--------------------+---------+----------------------------------+
; File                                                                                   ; Location           ; Library ; Checksum                         ;
+----------------------------------------------------------------------------------------+--------------------+---------+----------------------------------+
; ../../../teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/debug.vh              ; Project Directory  ; work    ; a9cc7be544dd5ff28331075bfc2c449  ;
; ../../../teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/dm9000a_controller.vh ; Project Directory  ; work    ; 6f86fed4f9a3ca7a72b768e1432e4b87 ;
; libraries/megafunctions/alt_jtag_atlantic.v                                            ; Quartus II Install ; work    ; d86551e05817d27f31e31fe2c53f393e ;
; libraries/megafunctions/altera_std_synchronizer.v                                      ; Quartus II Install ; work    ; 3953f4d05760cbbea8ee11c946b3e47  ;
; libraries/megafunctions/altmult_add.tdf                                                ; Quartus II Install ; work    ; 89e29023d017b9ab4c479f870fee3f   ;
; libraries/megafunctions/altpll.tdf                                                     ; Quartus II Install ; work    ; 34879d2b16c1357da1b2876e4ab5f3   ;
; libraries/megafunctions/altsyncram.tdf                                                 ; Quartus II Install ; work    ; 11126d23236b22214ea7531dfb5e29be ;
; libraries/megafunctions/dcfifo.tdf                                                     ; Quartus II Install ; work    ; ac581f353dd7b3d5982ba2243a8118   ;
; libraries/megafunctions/scfifo.tdf                                                     ; Quartus II Install ; work    ; 73e15119e2ffab77575dfe9683707d4a ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                                       ; Quartus II Install ; work    ; fbec8abbbf3c07ed8f82881289c0bb   ;
; ../BASIC_SHIP/ethernet/dm9000a_controller.v                                            ; Project Directory  ; work    ; 4e6f4e7ba581cfa147cb84cf0975994  ;
; ../BASIC_SHIP/ethernet/rx_data_fifo.v                                                  ; Project Directory  ; work    ; 245afaa1ea4451ca5b1d01449808194  ;
; Altera_UP_Audio_Bit_Counter.v                                                          ; Project Directory  ; work    ; a429fd6b748c0b346828fab077ef     ;
; Altera_UP_Audio_In_Deserializer.v                                                      ; Project Directory  ; work    ; e81868337dba665e8b5c1f5c89ea52a7 ;
; Altera_UP_Audio_Out_Serializer.v                                                       ; Project Directory  ; work    ; 69e48bd94263d8aeafcfc7c35e917b62 ;
; Altera_UP_Clock_Edge.v                                                                 ; Project Directory  ; work    ; 97f45847fa27ca503c623c90c8eb8d9f ;
; Altera_UP_I2C.v                                                                        ; Project Directory  ; work    ; 7cd1966b40abb542837eca267d9e033  ;
; Altera_UP_I2C_AV_Auto_Initialize.v                                                     ; Project Directory  ; work    ; 3898d5752e832ec0e36c3075e49414a  ;
; Altera_UP_Slow_Clock_Generator.v                                                       ; Project Directory  ; work    ; 3c8582105d7d7c15b80dafff5731ac   ;
; Altera_UP_SYNC_FIFO.v                                                                  ; Project Directory  ; work    ; 838eb5ddeb29eb26661bd21e6facf2   ;
; Altera_UP_VGA_DAC.v                                                                    ; Project Directory  ; work    ; 279921621766f31a27cc38ef218991f3 ;
; audio_0.v                                                                              ; Project Directory  ; work    ; ab70bf36f3d227358ef37a7272f8d    ;
; audio_and_video_config_0.v                                                             ; Project Directory  ; work    ; db882a95b78c875a3dccd724426c5751 ;
; cpu_0.v                                                                                ; Project Directory  ; work    ; ffdd804a997d66e5d58ddc81b7fe3fa0 ;
; cpu_0_bht_ram.mif                                                                      ; Project Directory  ; work    ; def5dad3df639851de8d78ef17df4f2e ;
; cpu_0_dc_tag_ram.mif                                                                   ; Project Directory  ; work    ; 1494b56d5ed9d7e41cf613cea782cd83 ;
; cpu_0_ic_tag_ram.mif                                                                   ; Project Directory  ; work    ; f34b4a525ba8179be2384d8a7806580  ;
; cpu_0_jtag_debug_module_sysclk.v                                                       ; Project Directory  ; work    ; 3fcb18f4a9b011304eeae35443289ee3 ;
; cpu_0_jtag_debug_module_tck.v                                                          ; Project Directory  ; work    ; ad9416fd49b9c8ba1ad21be1a74c41c  ;
; cpu_0_jtag_debug_module_wrapper.v                                                      ; Project Directory  ; work    ; ec6bd5d8712c84f1f63b84134f644e5  ;
; cpu_0_mult_cell.v                                                                      ; Project Directory  ; work    ; 4cb5bc78ea2ba3d1146ad33f98e8596  ;
; cpu_0_oci_test_bench.v                                                                 ; Project Directory  ; work    ; 851e3172dd16f2c57cb3f7ca3cfd3679 ;
; cpu_0_ociram_default_contents.mif                                                      ; Project Directory  ; work    ; a1c3b3b8319a9b720775e156054a915  ;
; cpu_0_rf_ram_a.mif                                                                     ; Project Directory  ; work    ; 37e6bb46f593b58f68ad218371e525   ;
; cpu_0_rf_ram_b.mif                                                                     ; Project Directory  ; work    ; 37e6bb46f593b58f68ad218371e525   ;
; cpu_0_test_bench.v                                                                     ; Project Directory  ; work    ; 592441b8c3a3ba1ba45aacec285d94   ;
; db/a_dpfifo_8t21.tdf                                                                   ; Project Directory  ; work    ; 482ae12a9312015b475b35e3938d5a   ;
; db/a_dpfifo_f421.tdf                                                                   ; Project Directory  ; work    ; 11f9abf94b97ffdfa785be3f356b5e   ;
; db/a_dpfifo_qn31.tdf                                                                   ; Project Directory  ; work    ; aa557dff36f740738ebedd6b6620f42c ;
; db/a_fefifo_7cf.tdf                                                                    ; Project Directory  ; work    ; 7fb88272d6763696792bf2eecc458f7  ;
; db/a_graycounter_4fc.tdf                                                               ; Project Directory  ; work    ; 4b54503c8395d9e9c2c4e8f413d7e326 ;
; db/a_graycounter_5fc.tdf                                                               ; Project Directory  ; work    ; 7a48a41ed43e562b91ff8c60a1e2a17d ;
; db/a_graycounter_e86.tdf                                                               ; Project Directory  ; work    ; 2855b010d4daf4651e7f02593688d7   ;
; db/a_graycounter_egc.tdf                                                               ; Project Directory  ; work    ; b99e70e9db88395123f3c9c3e4e5c12  ;
; db/a_graycounter_fgc.tdf                                                               ; Project Directory  ; work    ; efddcb4af3e530ff457672c9e1b9549b ;
; db/a_graycounter_o96.tdf                                                               ; Project Directory  ; work    ; db9ef7bd710eb1e2eaffbc81f15ce4   ;
; db/alt_synch_pipe_hcb.tdf                                                              ; Project Directory  ; work    ; dc046437f54d03790677c49d54cc8    ;
; db/alt_synch_pipe_lc8.tdf                                                              ; Project Directory  ; work    ; c8438ff16b3202d0babc915a7ea594   ;
; db/alt_synch_pipe_rdb.tdf                                                              ; Project Directory  ; work    ; 61b998a1ab069fde7214c691425466   ;
; db/alt_synch_pipe_vd8.tdf                                                              ; Project Directory  ; work    ; a4b3b89ee9be9097c088763247d7f1e  ;
; db/altsyncram_1g01.tdf                                                                 ; Project Directory  ; work    ; a8499a49a9e9ab4e4be9853c1a868db  ;
; db/altsyncram_29f1.tdf                                                                 ; Project Directory  ; work    ; 23a267a061f68f25d9e619dcaaaf561d ;
; db/altsyncram_2ef1.tdf                                                                 ; Project Directory  ; work    ; 575decc132ec5d99e7d2904446baf791 ;
; db/altsyncram_66a1.tdf                                                                 ; Project Directory  ; work    ; bc3d1aafa356f387c7d967763aecc6   ;
; db/altsyncram_7g01.tdf                                                                 ; Project Directory  ; work    ; e61b96294cd88555958412612e52e75f ;
; db/altsyncram_87f1.tdf                                                                 ; Project Directory  ; work    ; 2715effe34429f1d621fe08dc0ead823 ;
; db/altsyncram_8pf1.tdf                                                                 ; Project Directory  ; work    ; d0efac5ce470ddc38726c6d764497c7  ;
; db/altsyncram_97f1.tdf                                                                 ; Project Directory  ; work    ; d62c7995c54027929896f73605960ef  ;
; db/altsyncram_9tl1.tdf                                                                 ; Project Directory  ; work    ; c818e659c765899c6f6af57ae78a840  ;
; db/altsyncram_9vc1.tdf                                                                 ; Project Directory  ; work    ; bbe31ee66bac7c563057b8fa6af9e0f9 ;
; db/altsyncram_c572.tdf                                                                 ; Project Directory  ; work    ; 153c56ace73cb44719a6f34395de44   ;
; db/altsyncram_d5g1.tdf                                                                 ; Project Directory  ; work    ; 7e84f93733859a63d2bb51e608a7ea1  ;
; db/altsyncram_e502.tdf                                                                 ; Project Directory  ; work    ; 87b7de936d8d9e676884a73c2a82aabf ;
; db/altsyncram_jcb1.tdf                                                                 ; Project Directory  ; work    ; 6ee2aba06d4646ad761b7354ac104b74 ;
; db/altsyncram_qed1.tdf                                                                 ; Project Directory  ; work    ; 79561f7faa76b77b4566d1231f7dc83  ;
; db/altsyncram_tc81.tdf                                                                 ; Project Directory  ; work    ; a66db125d4969f2fdda3465b821c24   ;
; db/altsyncram_vc81.tdf                                                                 ; Project Directory  ; work    ; 34b98a7c5be21d346a52d28d7a1557   ;
; db/cmpr_2o8.tdf                                                                        ; Project Directory  ; work    ; 944db96998232f8831264af6f6785b7  ;
; db/cmpr_4o8.tdf                                                                        ; Project Directory  ; work    ; f7885cd5b8b1367433bc90b76c138d66 ;
; db/cmpr_536.tdf                                                                        ; Project Directory  ; work    ; b8f76b2683c70ddd29382df896a4cc   ;
; db/cmpr_r16.tdf                                                                        ; Project Directory  ; work    ; 3b5279a41c4134ac88fbc995ea54d34  ;
; db/cntr_d5b.tdf                                                                        ; Project Directory  ; work    ; 6daeaf1854afbba6f61781453383269  ;
; db/cntr_e5b.tdf                                                                        ; Project Directory  ; work    ; a6d2810773703e85231c8ab1313caf   ;
; db/cntr_f5b.tdf                                                                        ; Project Directory  ; work    ; 37548fd24f93d49a9627f7a97e5dead3 ;
; db/cntr_fjb.tdf                                                                        ; Project Directory  ; work    ; dc7141d0e18572901692747a16b29cce ;
; db/cntr_g5b.tdf                                                                        ; Project Directory  ; work    ; a956a6ce6aefe44916b4da81257f7    ;
; db/cntr_q57.tdf                                                                        ; Project Directory  ; work    ; 416880912ea7e619a3f5d6948be558   ;
; db/cntr_rj7.tdf                                                                        ; Project Directory  ; work    ; 38b33c34cb262841eff64bbe3cf8884f ;
; db/cntr_s57.tdf                                                                        ; Project Directory  ; work    ; 3c5c7da14be8506832aa25409ab0c7d4 ;
; db/dcfifo_0jo1.tdf                                                                     ; Project Directory  ; work    ; b026d891e92a4489a2fda08782c8c393 ;
; db/dcfifo_ueo1.tdf                                                                     ; Project Directory  ; work    ; 6191ae558e2d899bffa7c1d7df57df6  ;
; db/ded_mult_2o81.tdf                                                                   ; Project Directory  ; work    ; e4c480b9a33f78f6e9a495bfd963d9f  ;
; db/dffpipe_93c.tdf                                                                     ; Project Directory  ; work    ; c946ffc280972c4a466f33f0acdde3b0 ;
; db/dffpipe_9d9.tdf                                                                     ; Project Directory  ; work    ; fc52e1b23c8c293a4b9f8db6adb7b1da ;
; db/dffpipe_ahe.tdf                                                                     ; Project Directory  ; work    ; 21bd43ddfd547925f7807162edb37a85 ;
; db/dffpipe_fd9.tdf                                                                     ; Project Directory  ; work    ; 6fcb4944465b1b89e068cd8ecfe15020 ;
; db/dffpipe_gd9.tdf                                                                     ; Project Directory  ; work    ; 65dfa0b8e52522986e4e634cbb01e2c  ;
; db/dffpipe_pe9.tdf                                                                     ; Project Directory  ; work    ; 318a4148bfb4564914439516b6d576   ;
; db/dffpipe_qe9.tdf                                                                     ; Project Directory  ; work    ; f9ca808a12bbb155dc98e856c696aa39 ;
; db/dpram_5h21.tdf                                                                      ; Project Directory  ; work    ; 1a7e3832517a53a44c199b77b11cc4c  ;
; db/mult_add_4cr2.tdf                                                                   ; Project Directory  ; work    ; 3a5433d57c82b2bd9de34bab4639bf28 ;
; db/mult_add_6cr2.tdf                                                                   ; Project Directory  ; work    ; 2137b1d31c8aedeaeac52b5d85c3ac5  ;
; db/scfifo_1n21.tdf                                                                     ; Project Directory  ; work    ; c4a1dece9309f2620941a6f8ccc618   ;
; db/scfifo_50a1.tdf                                                                     ; Project Directory  ; work    ; 3feba81ee8639d2643afef8437550ec  ;
; db/scfifo_7041.tdf                                                                     ; Project Directory  ; work    ; cb9a88d8d8a48cd2f43883763c828de  ;
; db/scfifo_sc21.tdf                                                                     ; Project Directory  ; work    ; 9292d61ec7896455b3528905e6490a2  ;
; de_boards_0.v                                                                          ; Project Directory  ; work    ; f254165678d94415044df623249783a  ;
; debounce.v                                                                             ; Project Directory  ; work    ; 874243aae2fccd0d3f61398953a52f4  ;
; ethernet.v                                                                             ; Project Directory  ; work    ; a133b8b9a2487eb8adbe7cb211806ce3 ;
; gm_controller.v                                                                        ; Project Directory  ; work    ; 6571395e5cc501c718350e52e7ebcc   ;
; input_packet.v                                                                         ; Project Directory  ; work    ; f2eead57539cf8bf6a6de5071ee82f5  ;
; jtag_uart_0.v                                                                          ; Project Directory  ; work    ; 2a8eec48fb75abc117e397d6d7e59679 ;
; lcd_0.v                                                                                ; Project Directory  ; work    ; 5040b316504fbe2f18f219a84faa199d ;
; leds.v                                                                                 ; Project Directory  ; work    ; 80bb4d9061816d128b9ccff91e4dfa6  ;
; memory_debugger.v                                                                      ; Project Directory  ; work    ; 4122becf2160418b16b0e1a6aa27c88  ;
; output_packet.v                                                                        ; Project Directory  ; work    ; 5611daa24c6b107e9f73e2131952ac   ;
; packet_buffer.v                                                                        ; Project Directory  ; work    ; 2988bb36a3f79529274e23737c24d    ;
; pixel_buffer_0.v                                                                       ; Project Directory  ; work    ; 39f454d3cf72a9ac64a98be6abdc14   ;
; processor1.v                                                                           ; Project Directory  ; work    ; 17e3d065d025bbdeef4d2e44a655b34  ;
; pulse_timer.v                                                                          ; Project Directory  ; work    ; b89a58ccbf8963fecd59ca04b0a177   ;
; push_buttons.v                                                                         ; Project Directory  ; work    ; 57f01b4cc487eec079ecb851d9e4b48e ;
; sdram_0.v                                                                              ; Project Directory  ; work    ; 5242a1c34477869c465a98818e31e598 ;
; seg7.v                                                                                 ; Project Directory  ; work    ; bedea0f6285ce64944219b59b1bc3bc2 ;
; sram_0.v                                                                               ; Project Directory  ; work    ; 97b674491442b14fc2828bd3ce741b2  ;
; switches.v                                                                             ; Project Directory  ; work    ; 671aa9dccc1232de55b9acc81064bc35 ;
; sysid.v                                                                                ; Project Directory  ; work    ; 8e81d8e0e668d8d62998b7535126966f ;
; timer_0.v                                                                              ; Project Directory  ; work    ; 767216582e7c33559d969e44d4b6e10  ;
; vga_0.v                                                                                ; Project Directory  ; work    ; 3843ee7cfde713bfdc5b579af5d392ce ;
+----------------------------------------------------------------------------------------+--------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                              ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                       ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+--------------+
; |gm_controller                    ; 118 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller                                            ; work         ;
;    |sld_hub:auto_hub|             ; 118 (80)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|sld_hub:auto_hub                           ; work         ;
;       |sld_rom_sr:hub_info_reg|   ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|sld_hub:auto_hub|sld_rom_sr:hub_info_reg   ; work         ;
;       |sld_shadow_jsm:shadow_jsm| ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gm_controller|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|irf_reg[2][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|irf_reg[1][0]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|shadow_irf_reg[2][3]                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|shadow_irf_reg[1][2]                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|irsr_reg[2]                             ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |gm_controller|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Port Connectivity Checks: "tx_packet:send_packet"     ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; num_words_16[10..7] ; Input ; Info     ; Stuck at GND ;
; num_words_16[5..3]  ; Input ; Info     ; Stuck at GND ;
; num_words_16[1..0]  ; Input ; Info     ; Stuck at GND ;
; num_words_16[6]     ; Input ; Info     ; Stuck at VCC ;
; num_words_16[2]     ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_packet:recevie_packet"                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; read_ether    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; from_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_address    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; local_address ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "dm9000a_controller:ethernet" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; halt         ; Input ; Info     ; Stuck at GND          ;
; from_address ; Input ; Info     ; Stuck at VCC          ;
+--------------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_debug_r_and_w:debug_pb"                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_start_address  ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_num[6..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_num[8]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_num[7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_start_address ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_num[8..1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_num[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ready_for_next      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:h7"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; in   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "seg7:h6"     ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; in[3] ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC"                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame ; Output ; Info     ; Explicitly unconnected                                                              ;
; vga_c_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                              ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|de_boards_0:the_de_boards_0"                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; video_in_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; i2c_scen ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor1:the_processor1"                                                                                                                                                                           ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                                                                                                           ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_port_from_the_leds                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; in_port_to_the_switches                 ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in_port_to_the_switches[17..4]" will be connected to GND. ;
; out_port_from_the_output_packet[26..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_timer:two_sec"                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_1_clk_on     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pulse_time[23..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_timer:quart_sec"                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_1_clk_on     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pulse_time[20..17] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[31..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[14..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulse_time[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulse_time[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce_DE2_SW:debSW"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; SWO[10..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SWO[17]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SWO[14]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SWO[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SWO[1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 03 14:02:52 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gm_controller -c gm_controller
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/rx_data_fifo.v
    Info: Found entity 1: rx_data_fifo
Info: Found 1 design units, including 1 entities, in source file /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/dm9000a_clk_gen.v
    Info: Found entity 1: dm9000a_clk_gen
Info: Found 1 design units, including 1 entities, in source file /teaching/redhawk_duals/redhawkduals/basic_ship/ethernet/dm9000a_controller.v
    Info: Found entity 1: dm9000a_controller
Info: Found 1 design units, including 1 entities, in source file gm_controller.v
    Info: Found entity 1: gm_controller
Info: Found 1 design units, including 1 entities, in source file memory_debugger.v
    Info: Found entity 1: memory_debug_r_and_w
Info: Found 1 design units, including 1 entities, in source file pulse_timer.v
    Info: Found entity 1: pulse_timer
Info: Found 2 design units, including 2 entities, in source file debounce.v
    Info: Found entity 1: debounce_DE2_SW
    Info: Found entity 2: debouncer
Info: Found 1 design units, including 1 entities, in source file seg7.v
    Info: Found entity 1: seg7
Info: Found 1 design units, including 1 entities, in source file packet_buffer.v
    Info: Found entity 1: packet_buffer
Info: Found 1 design units, including 1 entities, in source file input_packet.v
    Info: Found entity 1: input_packet
Info: Found 1 design units, including 1 entities, in source file output_packet.v
    Info: Found entity 1: output_packet
Info: Found 2 design units, including 2 entities, in source file ethernet.v
    Info: Found entity 1: rx_packet
    Info: Found entity 2: tx_packet
Info: Found 1 design units, including 1 entities, in source file sysid.v
    Info: Found entity 1: sysid
Info: Found 1 design units, including 1 entities, in source file audio_0.v
    Info: Found entity 1: audio_0
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 1 design units, including 1 entities, in source file altera_up_fb_color_rom.v
    Info: Found entity 1: Altera_UP_FB_Color_Rom
Info: Found 1 design units, including 1 entities, in source file altera_up_128_character_rom.v
    Info: Found entity 1: Altera_UP_128_Character_Rom
Info: Found 1 design units, including 1 entities, in source file altera_up_vga_dac.v
    Info: Found entity 1: Altera_UP_VGA_DAC
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info: Found entity 1: Altera_UP_Audio_Bit_Counter
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info: Found entity 1: Altera_UP_Audio_In_Deserializer
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info: Found entity 1: Altera_UP_Audio_Out_Serializer
Info: Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info: Found entity 1: Altera_UP_Clock_Edge
Info: Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info: Found entity 1: Altera_UP_I2C
Info: Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info: Found entity 1: Altera_UP_I2C_AV_Auto_Initialize
Info: Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info: Found entity 1: Altera_UP_I2C_DC_Auto_Initialize
Info: Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info: Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize
Info: Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info: Found entity 1: Altera_UP_Slow_Clock_Generator
Info: Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info: Found entity 1: Altera_UP_SYNC_FIFO
Info: Found 1 design units, including 1 entities, in source file nios_packet_passer.v
    Info: Found entity 1: pb_to_nios_passer
Info: Found 1 design units, including 1 entities, in source file vga_0.v
    Info: Found entity 1: vga_0
Info: Found 1 design units, including 1 entities, in source file character_buffer_0.v
    Info: Found entity 1: character_buffer_0
Info: Found 1 design units, including 1 entities, in source file audio_and_video_config_0.v
    Info: Found entity 1: audio_and_video_config_0
Info: Found 30 design units, including 30 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_match_single
    Info: Found entity 16: cpu_0_nios2_oci_match_paired
    Info: Found entity 17: cpu_0_nios2_oci_dbrk
    Info: Found entity 18: cpu_0_nios2_oci_itrace
    Info: Found entity 19: cpu_0_nios2_oci_td_mode
    Info: Found entity 20: cpu_0_nios2_oci_dtrace
    Info: Found entity 21: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 22: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 23: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 24: cpu_0_nios2_oci_fifo
    Info: Found entity 25: cpu_0_nios2_oci_pib
    Info: Found entity 26: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 27: cpu_0_nios2_oci_im
    Info: Found entity 28: cpu_0_nios2_performance_monitors
    Info: Found entity 29: cpu_0_nios2_oci
    Info: Found entity 30: cpu_0
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v
    Info: Found entity 1: cpu_0_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info: Found entity 1: cpu_0_test_bench
Info: Found 1 design units, including 1 entities, in source file de_boards_0.v
    Info: Found entity 1: de_boards_0
Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 1 design units, including 1 entities, in source file lcd_0.v
    Info: Found entity 1: lcd_0
Info: Found 1 design units, including 1 entities, in source file leds.v
    Info: Found entity 1: leds
Info: Found 1 design units, including 1 entities, in source file alpha_blending_0.v
    Info: Found entity 1: alpha_blending_0
Info: Found 25 design units, including 25 entities, in source file processor1.v
    Info: Found entity 1: audio_0_avalon_audio_slave_arbitrator
    Info: Found entity 2: audio_and_video_config_0_avalon_on_board_config_slave_arbitrator
    Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 4: cpu_0_data_master_arbitrator
    Info: Found entity 5: cpu_0_instruction_master_arbitrator
    Info: Found entity 6: de_boards_0_avalon_external_clocks_slave_arbitrator
    Info: Found entity 7: input_packet_s1_arbitrator
    Info: Found entity 8: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 9: lcd_0_control_slave_arbitrator
    Info: Found entity 10: leds_s1_arbitrator
    Info: Found entity 11: output_packet_s1_arbitrator
    Info: Found entity 12: pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator
    Info: Found entity 13: pixel_buffer_0_avalon_pixel_buffer_master_arbitrator
    Info: Found entity 14: pixel_buffer_0_avalon_pixel_buffer_source_arbitrator
    Info: Found entity 15: push_buttons_s1_arbitrator
    Info: Found entity 16: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 17: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 18: sdram_0_s1_arbitrator
    Info: Found entity 19: sram_0_avalon_sram_slave_arbitrator
    Info: Found entity 20: switches_s1_arbitrator
    Info: Found entity 21: sysid_control_slave_arbitrator
    Info: Found entity 22: timer_0_s1_arbitrator
    Info: Found entity 23: vga_0_avalon_vga_sink_arbitrator
    Info: Found entity 24: processor1_reset_clk_0_domain_synch_module
    Info: Found entity 25: processor1
Info: Found 1 design units, including 1 entities, in source file push_buttons.v
    Info: Found entity 1: push_buttons
Info: Found 2 design units, including 2 entities, in source file sdram_0.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 1 design units, including 1 entities, in source file spi_0.v
    Info: Found entity 1: spi_0
Info: Found 1 design units, including 1 entities, in source file spi_1.v
    Info: Found entity 1: spi_1
Info: Found 1 design units, including 1 entities, in source file switches.v
    Info: Found entity 1: switches
Info: Found 1 design units, including 1 entities, in source file timer_0.v
    Info: Found entity 1: timer_0
Info: Found 1 design units, including 1 entities, in source file pixel_buffer_0.v
    Info: Found entity 1: pixel_buffer_0
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1173): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1175): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1219): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1221): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2238): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2240): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2390): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3288): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant
Info: Elaborating entity "gm_controller" for the top level hierarchy
Warning (10034): Output port "LEDG[8]" at gm_controller.v(175) has no driver
Warning (10034): Output port "LEDG[4]" at gm_controller.v(175) has no driver
Warning (10034): Output port "LEDG[0]" at gm_controller.v(175) has no driver
Warning (10034): Output port "FL_ADDR" at gm_controller.v(198) has no driver
Warning (10034): Output port "OTG_ADDR" at gm_controller.v(213) has no driver
Warning (10034): Output port "UART_TXD" at gm_controller.v(178) has no driver
Warning (10034): Output port "IRDA_TXD" at gm_controller.v(181) has no driver
Warning (10034): Output port "FL_WE_N" at gm_controller.v(199) has no driver
Warning (10034): Output port "FL_RST_N" at gm_controller.v(200) has no driver
Warning (10034): Output port "FL_OE_N" at gm_controller.v(201) has no driver
Warning (10034): Output port "FL_CE_N" at gm_controller.v(202) has no driver
Warning (10034): Output port "OTG_CS_N" at gm_controller.v(214) has no driver
Warning (10034): Output port "OTG_RD_N" at gm_controller.v(215) has no driver
Warning (10034): Output port "OTG_WR_N" at gm_controller.v(216) has no driver
Warning (10034): Output port "OTG_RST_N" at gm_controller.v(217) has no driver
Warning (10034): Output port "OTG_FSPEED" at gm_controller.v(218) has no driver
Warning (10034): Output port "OTG_LSPEED" at gm_controller.v(219) has no driver
Warning (10034): Output port "OTG_DACK0_N" at gm_controller.v(224) has no driver
Warning (10034): Output port "OTG_DACK1_N" at gm_controller.v(225) has no driver
Warning (10034): Output port "SD_CLK" at gm_controller.v(237) has no driver
Warning (10034): Output port "TDO" at gm_controller.v(248) has no driver
Warning (10034): Output port "TD_RESET" at gm_controller.v(278) has no driver
Info: Elaborating entity "debounce_DE2_SW" for hierarchy "debounce_DE2_SW:debSW"
Info: Elaborating entity "debouncer" for hierarchy "debounce_DE2_SW:debSW|debouncer:sw0"
Info: Elaborating entity "pulse_timer" for hierarchy "pulse_timer:quart_sec"
Info: Elaborating entity "processor1" for hierarchy "processor1:the_processor1"
Info: Elaborating entity "audio_0_avalon_audio_slave_arbitrator" for hierarchy "processor1:the_processor1|audio_0_avalon_audio_slave_arbitrator:the_audio_0_avalon_audio_slave"
Info: Elaborating entity "audio_0" for hierarchy "processor1:the_processor1|audio_0:the_audio_0"
Info: Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info: Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info: Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info: Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info: Elaborating entity "scfifo" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info: Elaborated megafunction instantiation "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info: Instantiated megafunction "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_7041.tdf
    Info: Found entity 1: scfifo_7041
Info: Elaborating entity "scfifo_7041" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_qn31.tdf
    Info: Found entity 1: a_dpfifo_qn31
Info: Elaborating entity "a_dpfifo_qn31" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info: Found entity 1: altsyncram_vc81
Info: Elaborating entity "altsyncram_vc81" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info: Found entity 1: cmpr_2o8
Info: Elaborating entity "cmpr_2o8" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer"
Info: Elaborating entity "cmpr_2o8" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info: Found entity 1: cntr_d5b
Info: Elaborating entity "cntr_d5b" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info: Found entity 1: cntr_q57
Info: Elaborating entity "cntr_q57" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr"
Info: Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info: Elaborating entity "audio_and_video_config_0_avalon_on_board_config_slave_arbitrator" for hierarchy "processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave"
Info: Elaborating entity "audio_and_video_config_0" for hierarchy "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0"
Warning (10036): Verilog HDL or VHDL warning at audio_and_video_config_0.v(170): object "transfer_is_read" assigned a value but never read
Info: Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
Info: Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
Info: Elaborating entity "Altera_UP_I2C" for hierarchy "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "processor1:the_processor1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Elaborating entity "cpu_0" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0"
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info: Found entity 1: altsyncram_d5g1
Info: Elaborating entity "altsyncram_d5g1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info: Found entity 1: altsyncram_8pf1
Info: Elaborating entity "altsyncram_8pf1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info: Found entity 1: altsyncram_87f1
Info: Elaborating entity "altsyncram_87f1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info: Found entity 1: altsyncram_97f1
Info: Elaborating entity "altsyncram_97f1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ef1.tdf
    Info: Found entity 1: altsyncram_2ef1
Info: Elaborating entity "altsyncram_2ef1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info: Found entity 1: altsyncram_29f1
Info: Elaborating entity "altsyncram_29f1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info: Found entity 1: altsyncram_9vc1
Info: Elaborating entity "altsyncram_9vc1" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_match_single" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_0_nios2_oci_match_paired" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Warning: Entity "cpu_0_oci_test_bench" contains only dangling pins
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "de_boards_0_avalon_external_clocks_slave_arbitrator" for hierarchy "processor1:the_processor1|de_boards_0_avalon_external_clocks_slave_arbitrator:the_de_boards_0_avalon_external_clocks_slave"
Info: Elaborating entity "de_boards_0" for hierarchy "processor1:the_processor1|de_boards_0:the_de_boards_0"
Info: Elaborating entity "altpll" for hierarchy "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System"
Info: Elaborated megafunction instantiation "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System"
Info: Instantiated megafunction "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "altpll" for hierarchy "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio"
Info: Elaborated megafunction instantiation "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio"
Info: Instantiated megafunction "processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "31"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "14"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "input_packet_s1_arbitrator" for hierarchy "processor1:the_processor1|input_packet_s1_arbitrator:the_input_packet_s1"
Info: Elaborating entity "input_packet" for hierarchy "processor1:the_processor1|input_packet:the_input_packet"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "processor1:the_processor1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart_0" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0"
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_0_control_slave_arbitrator" for hierarchy "processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave"
Info: Elaborating entity "lcd_0" for hierarchy "processor1:the_processor1|lcd_0:the_lcd_0"
Info: Elaborating entity "leds_s1_arbitrator" for hierarchy "processor1:the_processor1|leds_s1_arbitrator:the_leds_s1"
Info: Elaborating entity "leds" for hierarchy "processor1:the_processor1|leds:the_leds"
Info: Elaborating entity "output_packet_s1_arbitrator" for hierarchy "processor1:the_processor1|output_packet_s1_arbitrator:the_output_packet_s1"
Info: Elaborating entity "output_packet" for hierarchy "processor1:the_processor1|output_packet:the_output_packet"
Info: Elaborating entity "pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator" for hierarchy "processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_slave"
Info: Elaborating entity "pixel_buffer_0_avalon_pixel_buffer_master_arbitrator" for hierarchy "processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_master_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_master"
Info: Elaborating entity "pixel_buffer_0_avalon_pixel_buffer_source_arbitrator" for hierarchy "processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_source_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_source"
Info: Elaborating entity "pixel_buffer_0" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0"
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(250): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(251): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(256): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(257): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(314): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(328): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(342): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at pixel_buffer_0.v(356): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "scfifo" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO"
Info: Elaborated megafunction instantiation "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO"
Info: Instantiated megafunction "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_empty_value" = "32"
    Info: Parameter "almost_full_value" = "96"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_50a1.tdf
    Info: Found entity 1: scfifo_50a1
Info: Elaborating entity "scfifo_50a1" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO"
Info: Elaborated megafunction instantiation "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO"
Info: Instantiated megafunction "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_sc21.tdf
    Info: Found entity 1: scfifo_sc21
Info: Elaborating entity "scfifo_sc21" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_f421.tdf
    Info: Found entity 1: a_dpfifo_f421
Info: Elaborating entity "a_dpfifo_f421" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf
    Info: Found entity 1: altsyncram_tc81
Info: Elaborating entity "altsyncram_tc81" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|altsyncram_tc81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf
    Info: Found entity 1: cmpr_4o8
Info: Elaborating entity "cmpr_4o8" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cmpr_4o8:almost_full_comparer"
Info: Elaborating entity "cmpr_4o8" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cmpr_4o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_f5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf
    Info: Found entity 1: cntr_s57
Info: Elaborating entity "cntr_s57" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf
    Info: Found entity 1: cntr_g5b
Info: Elaborating entity "cntr_g5b" for hierarchy "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_g5b:wr_ptr"
Info: Elaborating entity "push_buttons_s1_arbitrator" for hierarchy "processor1:the_processor1|push_buttons_s1_arbitrator:the_push_buttons_s1"
Info: Elaborating entity "push_buttons" for hierarchy "processor1:the_processor1|push_buttons:the_push_buttons"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Info: Elaborating entity "sdram_0" for hierarchy "processor1:the_processor1|sdram_0:the_sdram_0"
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info: Elaborating entity "sram_0_avalon_sram_slave_arbitrator" for hierarchy "processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave"
Info: Elaborating entity "sram_0" for hierarchy "processor1:the_processor1|sram_0:the_sram_0"
Info: Elaborating entity "switches_s1_arbitrator" for hierarchy "processor1:the_processor1|switches_s1_arbitrator:the_switches_s1"
Info: Elaborating entity "switches" for hierarchy "processor1:the_processor1|switches:the_switches"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "processor1:the_processor1|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info: Elaborating entity "sysid" for hierarchy "processor1:the_processor1|sysid:the_sysid"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1"
Info: Elaborating entity "timer_0" for hierarchy "processor1:the_processor1|timer_0:the_timer_0"
Info: Elaborating entity "vga_0_avalon_vga_sink_arbitrator" for hierarchy "processor1:the_processor1|vga_0_avalon_vga_sink_arbitrator:the_vga_0_avalon_vga_sink"
Info: Elaborating entity "vga_0" for hierarchy "processor1:the_processor1|vga_0:the_vga_0"
Info: Elaborating entity "Altera_UP_VGA_DAC" for hierarchy "processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC"
Warning (10230): Verilog HDL assignment warning at Altera_UP_VGA_DAC.v(221): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Altera_UP_VGA_DAC.v(222): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "processor1_reset_clk_0_domain_synch_module" for hierarchy "processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch"
Info: Elaborating entity "packet_buffer" for hierarchy "packet_buffer:p2_packets"
Info: Elaborating entity "altsyncram" for hierarchy "packet_buffer:p2_packets|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "packet_buffer:p2_packets|altsyncram:altsyncram_component"
Info: Instantiated megafunction "packet_buffer:p2_packets|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_66a1.tdf
    Info: Found entity 1: altsyncram_66a1
Info: Elaborating entity "altsyncram_66a1" for hierarchy "packet_buffer:p2_packets|altsyncram:altsyncram_component|altsyncram_66a1:auto_generated"
Info: Elaborating entity "seg7" for hierarchy "seg7:h4"
Info: Elaborating entity "memory_debug_r_and_w" for hierarchy "memory_debug_r_and_w:debug_pb"
Info: Elaborating entity "dm9000a_controller" for hierarchy "dm9000a_controller:ethernet"
Info: Elaborating entity "rx_data_fifo" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0jo1.tdf
    Info: Found entity 1: dcfifo_0jo1
Info: Elaborating entity "dcfifo_0jo1" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7g01.tdf
    Info: Found entity 1: altsyncram_7g01
Info: Elaborating entity "altsyncram_7g01" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jcb1.tdf
    Info: Found entity 1: altsyncram_jcb1
Info: Elaborating entity "altsyncram_jcb1" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info: Found entity 1: dffpipe_ahe
Info: Elaborating entity "dffpipe_ahe" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info: Found entity 1: dffpipe_9d9
Info: Elaborating entity "dffpipe_9d9" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe23"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Elaborating entity "rx_data_fifo" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ueo1.tdf
    Info: Found entity 1: dcfifo_ueo1
Info: Elaborating entity "dcfifo_ueo1" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e86.tdf
    Info: Found entity 1: a_graycounter_e86
Info: Elaborating entity "a_graycounter_e86" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf
    Info: Found entity 1: a_graycounter_5fc
Info: Elaborating entity "a_graycounter_5fc" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_5fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf
    Info: Found entity 1: a_graycounter_4fc
Info: Elaborating entity "a_graycounter_4fc" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_4fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1g01.tdf
    Info: Found entity 1: altsyncram_1g01
Info: Elaborating entity "altsyncram_1g01" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hcb.tdf
    Info: Found entity 1: alt_synch_pipe_hcb
Info: Elaborating entity "alt_synch_pipe_hcb" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info: Found entity 1: alt_synch_pipe_lc8
Info: Elaborating entity "alt_synch_pipe_lc8" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info: Found entity 1: cmpr_r16
Info: Elaborating entity "cmpr_r16" for hierarchy "dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:rdempty_eq_comp"
Info: Elaborating entity "rx_packet" for hierarchy "rx_packet:recevie_packet"
Warning (10230): Verilog HDL assignment warning at ethernet.v(255): truncated value with size 48 to match size of target (9)
Info (10264): Verilog HDL Case Statement information at ethernet.v(91): all case item expressions in this case statement are onehot
Info: Elaborating entity "tx_packet" for hierarchy "tx_packet:send_packet"
Info (10264): Verilog HDL Case Statement information at ethernet.v(329): all case item expressions in this case statement are onehot
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Info: 2 design partitions require synthesis
    Info: Partition "Top" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info: Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info: No design partitions will skip synthesis in the current incremental compilation
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Using 2 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 03 14:04:00 2010
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top gm_controller
Info: Starting Logic Optimization and Technology Mapping for Top Partition
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[0]" to the node "LCD_DATA[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[1]" to the node "LCD_DATA[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[2]" to the node "LCD_DATA[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[3]" to the node "LCD_DATA[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[4]" to the node "LCD_DATA[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[5]" to the node "LCD_DATA[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[6]" to the node "LCD_DATA[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "LCD_DATA[7]" to the node "LCD_DATA[7]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info: 426 registers lost all their fanouts during netlist optimizations. The first 426 are displayed below.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[41]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[40]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[39]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[38]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[37]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[36]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[35]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[34]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[33]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[32]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[31]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[30]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[29]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[28]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[27]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[26]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[25]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[24]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[23]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[22]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[21]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[20]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[19]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[18]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[17]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[16]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[15]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[14]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[13]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[12]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[11]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[10]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[9]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[8]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[47]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[46]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[45]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[44]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[43]" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|from_address[42]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "receive_packet_state.DO_RECEIVE" lost all its fanouts during netlist optimizations.
    Info: Register "receive_packet_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "receive_packet_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "pb_to_proc_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "tx_packet:send_packet|e_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "tx_packet:send_packet|e_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "tx_packet:send_packet|e_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "tx_packet:send_packet|e_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "rx_packet:recevie_packet|e_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~2" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~3" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~4" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~5" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~6" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~7" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~8" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~9" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~10" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~11" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~12" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~13" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~14" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~15" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~16" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register~17" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_post_spin_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_post_spin_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_post_spin_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_state~10" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|cmd_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|state~7" lost all its fanouts during netlist optimizations.
    Info: Register "memory_debug_r_and_w:debug_pb|m_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "memory_debug_r_and_w:debug_pb|m_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "memory_debug_r_and_w:debug_pb|m_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "memory_debug_r_and_w:debug_pb|m_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sdram_0:the_sdram_0|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave~2" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|s_alavon_slave~3" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:two_sec|pulse_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:two_sec|pulse_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:two_sec|pulse_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:two_sec|pulse_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:quart_sec|pulse_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:quart_sec|pulse_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:quart_sec|pulse_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "pulse_timer:quart_sec|pulse_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw16|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw16|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw15|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw15|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw13|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw13|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw12|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw12|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw11|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw11|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw6|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw6|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw5|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw5|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw4|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw4|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw2|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw2|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw0|b_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw0|b_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "dm9000a_controller:ethernet|issue_register.0000000000010001" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw17|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw10|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw9|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON_2_OFF" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON" lost all its fanouts during netlist optimizations.
    Info: Register "debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF_2_ON" lost all its fanouts during netlist optimizations.
    Info: Register "processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
Info: Implemented 9059 device resources after synthesis - the final resource count might be different
    Info: Implemented 88 input pins
    Info: Implemented 225 output pins
    Info: Implemented 318 bidirectional pins
    Info: Implemented 8029 logic cells
    Info: Implemented 391 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 4 DSP elements
    Info: Implemented 1 partitions
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sun Oct 03 14:04:54 2010
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:53
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 03 14:04:00 2010
Info: Command: quartus_map --parallel=1 --helper=1 --partition=sld_hub:auto_hub gm_controller
Info: Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 193 device resources after synthesis - the final resource count might be different
    Info: Implemented 22 input pins
    Info: Implemented 39 output pins
    Info: Implemented 132 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sun Oct 03 14:04:06 2010
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08
Info: Finished parallel synthesis of all partitions
Info: Generated suppressed messages file H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 257 megabytes
    Info: Processing ended: Sun Oct 03 14:05:04 2010
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.map.smsg.


