###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        20834   # Number of WRITE/WRITEP commands
num_reads_done                 =       893944   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       719272   # Number of read row buffer hits
num_read_cmds                  =       893943   # Number of READ/READP commands
num_writes_done                =        20851   # Number of read requests issued
num_write_row_hits             =        11174   # Number of write row buffer hits
num_act_cmds                   =       185110   # Number of ACT commands
num_pre_cmds                   =       185083   # Number of PRE commands
num_ondemand_pres              =       162542   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9386422   # Cyles of rank active rank.0
rank_active_cycles.1           =      9084965   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       613578   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       915035   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       854205   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14500   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8657   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8020   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2255   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1674   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2186   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3048   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          793   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          360   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19196   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           28   # Write cmd latency (cycles)
write_latency[120-139]         =           47   # Write cmd latency (cycles)
write_latency[140-159]         =           64   # Write cmd latency (cycles)
write_latency[160-179]         =          130   # Write cmd latency (cycles)
write_latency[180-199]         =          183   # Write cmd latency (cycles)
write_latency[200-]            =        20336   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       306267   # Read request latency (cycles)
read_latency[40-59]            =       108554   # Read request latency (cycles)
read_latency[60-79]            =        99675   # Read request latency (cycles)
read_latency[80-99]            =        55929   # Read request latency (cycles)
read_latency[100-119]          =        44473   # Read request latency (cycles)
read_latency[120-139]          =        40820   # Read request latency (cycles)
read_latency[140-159]          =        30442   # Read request latency (cycles)
read_latency[160-179]          =        24899   # Read request latency (cycles)
read_latency[180-199]          =        21307   # Read request latency (cycles)
read_latency[200-]             =       161572   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.04003e+08   # Write energy
read_energy                    =  3.60438e+09   # Read energy
act_energy                     =  5.06461e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94517e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.39217e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85713e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66902e+09   # Active standby energy rank.1
average_read_latency           =      130.337   # Average read request latency (cycles)
average_interarrival           =      10.9302   # Average request interarrival latency (cycles)
total_energy                   =  1.71794e+10   # Total energy (pJ)
average_power                  =      1717.94   # Average power (mW)
average_bandwidth              =      7.80625   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        20500   # Number of WRITE/WRITEP commands
num_reads_done                 =       910986   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       745591   # Number of read row buffer hits
num_read_cmds                  =       910984   # Number of READ/READP commands
num_writes_done                =        20501   # Number of read requests issued
num_write_row_hits             =        10982   # Number of write row buffer hits
num_act_cmds                   =       175593   # Number of ACT commands
num_pre_cmds                   =       175566   # Number of PRE commands
num_ondemand_pres              =       152677   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9230863   # Cyles of rank active rank.0
rank_active_cycles.1           =      9186616   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       769137   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       813384   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       869953   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15221   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9019   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7882   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2299   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1660   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2123   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2981   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          824   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          364   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19169   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           21   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           36   # Write cmd latency (cycles)
write_latency[120-139]         =           49   # Write cmd latency (cycles)
write_latency[140-159]         =           76   # Write cmd latency (cycles)
write_latency[160-179]         =          130   # Write cmd latency (cycles)
write_latency[180-199]         =          170   # Write cmd latency (cycles)
write_latency[200-]            =        19988   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       316241   # Read request latency (cycles)
read_latency[40-59]            =       120729   # Read request latency (cycles)
read_latency[60-79]            =       104779   # Read request latency (cycles)
read_latency[80-99]            =        58684   # Read request latency (cycles)
read_latency[100-119]          =        45279   # Read request latency (cycles)
read_latency[120-139]          =        41003   # Read request latency (cycles)
read_latency[140-159]          =        30239   # Read request latency (cycles)
read_latency[160-179]          =        24246   # Read request latency (cycles)
read_latency[180-199]          =        20132   # Read request latency (cycles)
read_latency[200-]             =       149651   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02336e+08   # Write energy
read_energy                    =  3.67309e+09   # Read energy
act_energy                     =  4.80422e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.69186e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.90424e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76006e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73245e+09   # Active standby energy rank.1
average_read_latency           =      129.633   # Average read request latency (cycles)
average_interarrival           =      10.7354   # Average request interarrival latency (cycles)
total_energy                   =  1.72126e+10   # Total energy (pJ)
average_power                  =      1721.26   # Average power (mW)
average_bandwidth              =      7.94869   # Average bandwidth
