Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jan 11 22:12:24 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+---------------------------------+------------+
| Rule        | Severity | Description                     | Violations |
+-------------+----------+---------------------------------+------------+
| PLBUFGOPT-1 | Warning  | Non-Optimal connections to BUFG | 1          |
| REQP-1709   | Warning  | Clock output buffering          | 1          |
+-------------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
PLBUFGOPT-1#1 Warning
Non-Optimal connections to BUFG  
A non-muxed BUFG mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref is driven by another global buffer mem_read_write/clk_wiz_0/inst/clkout1_buf. Remove non-muxed BUFG if it is not desired
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>


