# SPDX-License-Identifier: Apache-2.0
# TinyTapeout project information

yaml_version: 2

project:
  name: "FSM Hazard Detection with ECC"
  author: "Rishi Gowda"
  description: |
    A finite state machine (FSM) with error detection/correction features.
    Includes write/read control, 8-bit data input/output, and simple
    handshake (ack/nack). Useful for validating small FIFO + ECC logic.
  license: "Apache-2.0"
  language: "Verilog"
  top_module: "tt_um_fsmhaz"

io:
  # ui_in (dedicated inputs)
  inputs:
    - { name: "wr_en",       pin: "ui_in[0]" }
    - { name: "rd_en",       pin: "ui_in[1]" }
    - { name: "err_mode[0]", pin: "ui_in[2]" }
    - { name: "err_mode[1]", pin: "ui_in[3]" }

  # uo_out (dedicated outputs)
  outputs:
    - { name: "data_out[7:0]", pin: "uo_out[7:0]" }

  # uio (bidirectional IOs)
  bidirectional:
    - { name: "data_in[7:0]", pin: "uio_in[7:0]" }
    - { name: "ack",  pin: "uio_out[0]", direction: "output" }
    - { name: "nack", pin: "uio_out[1]", direction: "output" }

clock:
  name: "clk"
  description: "System clock"

reset:
  name: "rst_n"
  description: "Active-low reset"

dependencies: []
