Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/reset_release.ip --block-symbol-file --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/reset_release --family=Agilex --part=AGFB014R24B2E2V
Warning: s10_user_rst_clkgate_0: Used altera_s10_user_rst_clkgate 19.4.1 (instead of 19.3.2)
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/reset_release.ip --synthesis=VERILOG --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/reset_release --family=Agilex --part=AGFB014R24B2E2V
Warning: s10_user_rst_clkgate_0: Used altera_s10_user_rst_clkgate 19.4.1 (instead of 19.3.2)
Info: reset_release: "Transforming system: reset_release"
Info: reset_release: "Naming system components in system: reset_release"
Info: reset_release: "Processing generation queue"
Info: reset_release: "Generating: reset_release"
Info: reset_release: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: reset_release: Done "reset_release" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
