# Verilog Basics

This repository contains beginner-friendly Verilog examples for learning and practice.  
Each file demonstrates a core concept of the Verilog Hardware Description Language (HDL).

## ğŸ“ File List

### 1. `wire_example.v`
- Demonstrates how to use the `wire` keyword in Verilog.
- Implements a simple AND gate where the result is first assigned to a wire, then passed to the output.
