Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Wed Jun 20 00:27:21 2018
| Host             : JUPITER running 64-bit major release  (build 9200)
| Command          : report_power -file cw305_top_power_routed.rpt -pb cw305_top_power_summary_routed.pb -rpx cw305_top_power_routed.rpx
| Design           : cw305_top
| Device           : xc7a100tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.405        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.307        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |       14 |       --- |             --- |
| Slice Logic    |     0.029 |     3428 |       --- |             --- |
|   LUT as Logic |     0.029 |     2300 |     63400 |            3.63 |
|   Register     |    <0.001 |      874 |    126800 |            0.69 |
|   CARRY4       |    <0.001 |       13 |     15850 |            0.08 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |       15 |     63400 |            0.02 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |     0.152 |     3160 |       --- |             --- |
| MMCM           |     0.108 |        1 |         6 |           16.67 |
| I/O            |     0.009 |       42 |       170 |           24.71 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.405 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.209 |       0.193 |      0.016 |
| Vccaux    |       1.800 |     0.078 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------------+-----------------+
| Clock              | Domain                                            | Constraint (ns) |
+--------------------+---------------------------------------------------+-----------------+
| clk_135_clk_wiz_0  | reg_inst/clk_rand/clk_wiz/inst/clk_135_clk_wiz_0  |            10.0 |
| clk_180_clk_wiz_0  | reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0  |            10.0 |
| clk_225_clk_wiz_0  | reg_inst/clk_rand/clk_wiz/inst/clk_225_clk_wiz_0  |            10.0 |
| clk_270_clk_wiz_0  | reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0  |            10.0 |
| clk_315_clk_wiz_0  | reg_inst/clk_rand/clk_wiz/inst/clk_315_clk_wiz_0  |            10.0 |
| clk_45_clk_wiz_0   | reg_inst/clk_rand/clk_wiz/inst/clk_45_clk_wiz_0   |            10.0 |
| clk_90_clk_wiz_0   | reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0   |            10.0 |
| clkfbout_clk_wiz_0 | reg_inst/clk_rand/clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| pll_clk1           | pll_clk1                                          |            10.0 |
| pll_clk1           | reg_inst/buf_cryptoclk                            |            10.0 |
| tio_clkin          | reg_inst/buf_cryptoclk                            |            10.0 |
| tio_clkin          | tio_clkin                                         |            10.0 |
| usb_clk            | usb_clk                                           |            10.0 |
+--------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| cw305_top                |     0.307 |
|   aes_core               |     0.175 |
|     ks_inst              |     0.091 |
|   my_usb                 |     0.006 |
|   reg_inst               |     0.114 |
|     clk_rand             |     0.112 |
|       clk_wiz            |     0.109 |
|         inst             |     0.109 |
|   usb_data_IOBUF[0]_inst |    <0.001 |
|   usb_data_IOBUF[1]_inst |    <0.001 |
|   usb_data_IOBUF[2]_inst |    <0.001 |
|   usb_data_IOBUF[3]_inst |    <0.001 |
|   usb_data_IOBUF[4]_inst |    <0.001 |
|   usb_data_IOBUF[5]_inst |    <0.001 |
|   usb_data_IOBUF[6]_inst |    <0.001 |
|   usb_data_IOBUF[7]_inst |    <0.001 |
+--------------------------+-----------+


