{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701342848669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701342848670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:44:08 2023 " "Processing started: Thu Nov 30 16:44:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701342848670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701342848670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verticeCombinations -c verticeCombinations --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off verticeCombinations -c verticeCombinations --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701342848670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701342849195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701342849195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verticecombinations.v 1 1 " "Found 1 design units, including 1 entities, in source file verticecombinations.v" { { "Info" "ISGN_ENTITY_NAME" "1 verticeCombinations " "Found entity 1: verticeCombinations" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701342859404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701342859404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verticeCombinations " "Elaborating entity \"verticeCombinations\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701342859441 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "vertices verticeCombinations.v(12) " "Verilog HDL warning at verticeCombinations.v(12): initial value for variable vertices should be constant" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1701342859444 "|verticeCombinations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 5 verticeCombinations.v(27) " "Verilog HDL assignment warning at verticeCombinations.v(27): truncated value with size 66 to match size of target (5)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701342859445 "|verticeCombinations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 verticeCombinations.v(37) " "Verilog HDL assignment warning at verticeCombinations.v(37): truncated value with size 5 to match size of target (3)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701342859450 "|verticeCombinations"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[0\]\[1..4\] 0 verticeCombinations.v(7) " "Net \"vertices\[0\]\[1..4\]\" at verticeCombinations.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701342859455 "|verticeCombinations"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[1\]\[2..4\] 0 verticeCombinations.v(7) " "Net \"vertices\[1\]\[2..4\]\" at verticeCombinations.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701342859455 "|verticeCombinations"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[2\]\[3..4\] 0 verticeCombinations.v(7) " "Net \"vertices\[2\]\[3..4\]\" at verticeCombinations.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701342859455 "|verticeCombinations"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[3\]\[4\] 0 verticeCombinations.v(7) " "Net \"vertices\[3\]\[4\]\" at verticeCombinations.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701342859455 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[9\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[9\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859469 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[9\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[9\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859469 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[9\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[9\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859469 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[8\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[8\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859469 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[8\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[8\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[8\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[8\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[7\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[7\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[7\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[7\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[7\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[7\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[6\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[6\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859470 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[6\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[6\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[6\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[6\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[5\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[5\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[5\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[5\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[5\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[5\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[4\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[4\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859471 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[4\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[4\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[4\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[4\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[3\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[3\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[3\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[3\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[3\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[3\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[2\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[2\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859472 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[2\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[2\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859473 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[2\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[2\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859473 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[1\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[1\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859473 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[1\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[1\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859474 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[1\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[1\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859474 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[0\]\[0\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[0\]\[0\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859474 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[0\]\[1\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[0\]\[1\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859474 "|verticeCombinations"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combinations_temp\[0\]\[2\] verticeCombinations.v(25) " "Inferred latch for \"combinations_temp\[0\]\[2\]\" at verticeCombinations.v(25)" {  } { { "verticeCombinations.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/verticeCombinations/verticeCombinations.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701342859474 "|verticeCombinations"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertices " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertices\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701342859485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701342859588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:44:19 2023 " "Processing ended: Thu Nov 30 16:44:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701342859588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701342859588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701342859588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701342859588 ""}
