#Timing report of worst 24 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: result[7].Q[0] (dffr clocked by clk)
Endpoint  : out:result[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[7].C[0] (dffr)                                            0.042     0.042
result[7].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[7].outpad[0] (.output)                                0.849     1.015
data arrival time                                                          1.015

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.015


#Path 2
Startpoint: result[5].Q[0] (dffr clocked by clk)
Endpoint  : out:result[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[5].C[0] (dffr)                                            0.042     0.042
result[5].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[5].outpad[0] (.output)                                0.831     0.998
data arrival time                                                          0.998

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.998


#Path 3
Startpoint: result[3].Q[0] (dffr clocked by clk)
Endpoint  : out:result[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[3].C[0] (dffr)                                            0.042     0.042
result[3].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[3].outpad[0] (.output)                                0.752     0.918
data arrival time                                                          0.918

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.918
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.918


#Path 4
Startpoint: result[5].Q[0] (dffr clocked by clk)
Endpoint  : result[7].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[5].C[0] (dffr)                                                                                                  0.042     0.042
result[5].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$abc$222$new_n24.in[0] (.names)                                                                                        0.120     0.286
$abc$222$new_n24.out[0] (.names)                                                                                       0.261     0.547
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[7].in[2] (.names)                        0.100     0.647
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[7].out[0] (.names)                       0.235     0.882
result[7].D[0] (dffr)                                                                                                  0.000     0.882
data arrival time                                                                                                                0.882

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[7].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.882
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.906


#Path 5
Startpoint: result[5].Q[0] (dffr clocked by clk)
Endpoint  : result[6].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[5].C[0] (dffr)                                                                                                  0.042     0.042
result[5].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$abc$222$new_n24.in[0] (.names)                                                                                        0.120     0.286
$abc$222$new_n24.out[0] (.names)                                                                                       0.261     0.547
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[6].in[1] (.names)                        0.100     0.647
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[6].out[0] (.names)                       0.235     0.882
result[6].D[0] (dffr)                                                                                                  0.000     0.882
data arrival time                                                                                                                0.882

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[6].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.882
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.906


#Path 6
Startpoint: result[5].Q[0] (dffr clocked by clk)
Endpoint  : result[5].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[5].C[0] (dffr)                                                                                                  0.042     0.042
result[5].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[5].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[5].out[0] (.names)                       0.261     0.547
result[5].D[0] (dffr)                                                                                                  0.335     0.882
data arrival time                                                                                                                0.882

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[5].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.882
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.906


#Path 7
Startpoint: result[4].Q[0] (dffr clocked by clk)
Endpoint  : result[4].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[4].C[0] (dffr)                                                                                                  0.042     0.042
result[4].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[4].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[4].out[0] (.names)                       0.235     0.521
result[4].D[0] (dffr)                                                                                                  0.335     0.856
data arrival time                                                                                                                0.856

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[4].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.856
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.880


#Path 8
Startpoint: result[2].Q[0] (dffr clocked by clk)
Endpoint  : out:result[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[2].C[0] (dffr)                                            0.042     0.042
result[2].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[2].outpad[0] (.output)                                0.646     0.813
data arrival time                                                          0.813

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.813


#Path 9
Startpoint: result[6].Q[0] (dffr clocked by clk)
Endpoint  : out:result[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[6].C[0] (dffr)                                            0.042     0.042
result[6].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[6].outpad[0] (.output)                                0.559     0.725
data arrival time                                                          0.725

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.725
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.725


#Path 10
Startpoint: result[0].Q[0] (dffr clocked by clk)
Endpoint  : out:result[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[0].C[0] (dffr)                                            0.042     0.042
result[0].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[0].outpad[0] (.output)                                0.463     0.630
data arrival time                                                          0.630

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.630


#Path 11
Startpoint: result[3].Q[0] (dffr clocked by clk)
Endpoint  : result[3].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[3].C[0] (dffr)                                                                                                  0.042     0.042
result[3].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[3].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[3].out[0] (.names)                       0.235     0.521
result[3].D[0] (dffr)                                                                                                  0.000     0.521
data arrival time                                                                                                                0.521

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[3].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.521
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.545


#Path 12
Startpoint: result[2].Q[0] (dffr clocked by clk)
Endpoint  : result[2].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[2].C[0] (dffr)                                                                                                  0.042     0.042
result[2].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[2].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[2].out[0] (.names)                       0.235     0.521
result[2].D[0] (dffr)                                                                                                  0.000     0.521
data arrival time                                                                                                                0.521

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[2].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.521
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.545


#Path 13
Startpoint: result[1].Q[0] (dffr clocked by clk)
Endpoint  : result[1].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[1].C[0] (dffr)                                                                                                  0.042     0.042
result[1].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[1].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.Y[1].out[0] (.names)                       0.235     0.521
result[1].D[0] (dffr)                                                                                                  0.000     0.521
data arrival time                                                                                                                0.521

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[1].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.521
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.545


#Path 14
Startpoint: result[0].Q[0] (dffr clocked by clk)
Endpoint  : result[0].D[0] (dffr clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[0].C[0] (dffr)                                                                                                  0.042     0.042
result[0].Q[0] (dffr) [clock-to-output]                                                                                0.124     0.166
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.X[0].in[0] (.names)                        0.120     0.286
$techmap$add$./benchmark/counter.v:27$2.$auto$alumacc.cc:495:replace_alu$99.X[0].out[0] (.names)                       0.235     0.521
result[0].D[0] (dffr)                                                                                                  0.000     0.521
data arrival time                                                                                                                0.521

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                  0.000     0.000
result[0].C[0] (dffr)                                                                                                  0.042     0.042
clock uncertainty                                                                                                      0.000     0.042
cell setup time                                                                                                       -0.066    -0.024
data required time                                                                                                              -0.024
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              -0.024
data arrival time                                                                                                               -0.521
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -0.545


#Path 15
Startpoint: result[1].Q[0] (dffr clocked by clk)
Endpoint  : out:result[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[1].C[0] (dffr)                                            0.042     0.042
result[1].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[1].outpad[0] (.output)                                0.326     0.493
data arrival time                                                          0.493

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.493


#Path 16
Startpoint: result[4].Q[0] (dffr clocked by clk)
Endpoint  : out:result[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[4].C[0] (dffr)                                            0.042     0.042
result[4].Q[0] (dffr) [clock-to-output]                          0.124     0.166
out:result[4].outpad[0] (.output)                                0.234     0.400
data arrival time                                                          0.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 17
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[0].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[0].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[0].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 18
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[7].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[7].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[7].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 19
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[6].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[6].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[6].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 20
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[5].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[5].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[5].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 21
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[4].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[4].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[4].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 22
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[3].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[3].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[3].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 23
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[2].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[2].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[2].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#Path 24
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : result[1].R[0] (dffr clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
result[1].R[0] (dffr)                                            0.042     0.042
data arrival time                                                          0.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
result[1].C[0] (dffr)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.066


#End of timing report
