0.6
2019.2
Nov  6 2019
21:57:16
D:/Vivado/repos/CPUProject/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v,1733377385,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/clock.v,1733377385,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/inout_top.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/BankLib.h,1733377385,verilog,,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1733377385,verilog,,,,,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/TimingData.h,1733377385,verilog,,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h;D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,1733377385,verilog,,,,,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/data.h,1733377385,verilog,,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/include/def.h,1733377385,verilog,,,,,,,,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v,1733377385,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/tb.sv,1733895133,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1733926751,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1733928476,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v,1733379216,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v,,ALU,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v,1733280047,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/Control.v,,ALU_Control,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/Control.v,1733884773,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/EXT16TO32.v,,Control,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/EXT16TO32.v,1733900095,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/PC.v,,EXT16TO32,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/PC.v,1733895158,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,,PC,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1733377385,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v,1733377385,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/inout_top.v,1733878820,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v,,inout_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v,1733924534,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v,,m_CPU,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v,1733882448,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v,,regfile,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v,1733898452,verilog,,D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/vga.v,1733377385,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
