INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accQuant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider_dens.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_dens
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlMemoryAddressConv
INFO: [VRFC 10-311] analyzing module counter_row_max
INFO: [VRFC 10-311] analyzing module counter_col_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlMemoryAddressImg
INFO: [VRFC 10-311] analyzing module counter_row
INFO: [VRFC 10-311] analyzing module counter_col
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionMemMax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterPositionMemMax
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterPositionRstlConv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlMax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterPositionRstlMax
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/full_connected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_connected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/maxpooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_dens_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_dens_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_dens_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_dens_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_dens_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_dens_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_dens_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_dens_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_filter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_filter_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_filter_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_rstl_conv_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_rstl_conv_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_rstl_conv_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_max_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_rstl_max_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sim_1/new/accQuant_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accQuant_testbench
