{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492640224745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492640224756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:17:04 2017 " "Processing started: Wed Apr 19 18:17:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492640224756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640224756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640224756 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1492640225285 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pbi_rom.qsys " "Elaborating Qsys system entity \"pbi_rom.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640240526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:26 Progress: Loading FPGA/pbi_rom.qsys " "2017.04.19.18:17:26 Progress: Loading FPGA/pbi_rom.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640246293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:26 Progress: Reading input file " "2017.04.19.18:17:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640246864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:26 Progress: Adding onchip_flash_0 \[altera_onchip_flash 16.1\] " "2017.04.19.18:17:26 Progress: Adding onchip_flash_0 \[altera_onchip_flash 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640246969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:29 Progress: Parameterizing module onchip_flash_0 " "2017.04.19.18:17:29 Progress: Parameterizing module onchip_flash_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640249019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:29 Progress: Building connections " "2017.04.19.18:17:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640249026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:29 Progress: Parameterizing connections " "2017.04.19.18:17:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640249026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:29 Progress: Validating " "2017.04.19.18:17:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640249058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.19.18:17:29 Progress: Done reading input file " "2017.04.19.18:17:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640249227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pbi_rom: Generating pbi_rom \"pbi_rom\" for QUARTUS_SYNTH " "Pbi_rom: Generating pbi_rom \"pbi_rom\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640250357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: Generating top-level entity altera_onchip_flash " "Onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640251110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: \"pbi_rom\" instantiated altera_onchip_flash \"onchip_flash_0\" " "Onchip_flash_0: \"pbi_rom\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640251119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pbi_rom: Done \"pbi_rom\" with 2 modules, 5 files " "Pbi_rom: Done \"pbi_rom\" with 2 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640251169 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pbi_rom.qsys " "Finished elaborating Qsys system entity \"pbi_rom.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640251934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbi_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pbi_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pbi_bridge-behavior " "Found design unit 1: pbi_bridge-behavior" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252604 ""} { "Info" "ISGN_ENTITY_NAME" "1 pbi_bridge " "Found entity 1: pbi_bridge" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/pbi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/pbi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbi_rom " "Found entity 1: pbi_rom" {  } { { "db/ip/pbi_rom/pbi_rom.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/pbi_rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492640252819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640252819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbi_bridge " "Elaborating entity \"pbi_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492640252872 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "flash_bank pbi_bridge.vhd(75) " "VHDL Signal Declaration warning at pbi_bridge.vhd(75): used explicit default value for signal \"flash_bank\" because signal was never assigned a value" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1492640252875 "|pbi_bridge"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PBI_ADDR pbi_bridge.vhd(221) " "VHDL Process Statement warning at pbi_bridge.vhd(221): signal \"PBI_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492640252875 "|pbi_bridge"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PBI_ADDR pbi_bridge.vhd(259) " "VHDL Process Statement warning at pbi_bridge.vhd(259): signal \"PBI_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1492640252875 "|pbi_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pbi_rom pbi_rom:u0 " "Elaborating entity \"pbi_rom\" for hierarchy \"pbi_rom:u0\"" {  } { { "pbi_bridge.vhd" "u0" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash pbi_rom:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "db/ip/pbi_rom/pbi_rom.v" "onchip_flash_0" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/pbi_rom.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sector_addr altera_onchip_flash_avmm_data_controller.v(197) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(197): object \"flash_sector_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252885 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_drdin_neg_reg altera_onchip_flash_avmm_data_controller.v(212) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(212): object \"flash_drdin_neg_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252885 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_count altera_onchip_flash_avmm_data_controller.v(213) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(213): object \"write_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_count altera_onchip_flash_avmm_data_controller.v(214) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(214): object \"erase_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_timeout altera_onchip_flash_avmm_data_controller.v(218) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(218): object \"write_timeout\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_wait_neg altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"write_wait_neg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_timeout altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"erase_timeout\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_se_pass_reg altera_onchip_flash_avmm_data_controller.v(227) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(227): object \"flash_se_pass_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sp_pass_reg altera_onchip_flash_avmm_data_controller.v(228) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(228): object \"flash_sp_pass_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_reg altera_onchip_flash_avmm_data_controller.v(229) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(229): object \"flash_busy_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_clear_reg altera_onchip_flash_avmm_data_controller.v(230) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(230): object \"flash_busy_clear_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_busy_scan altera_onchip_flash_avmm_data_controller.v(231) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object \"erase_busy_scan\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_busy_scan altera_onchip_flash_avmm_data_controller.v(232) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object \"write_busy_scan\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector1_writable_reg altera_onchip_flash_avmm_data_controller.v(233) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object \"is_sector1_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector2_writable_reg altera_onchip_flash_avmm_data_controller.v(234) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object \"is_sector2_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252886 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector3_writable_reg altera_onchip_flash_avmm_data_controller.v(235) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object \"is_sector3_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252887 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector4_writable_reg altera_onchip_flash_avmm_data_controller.v(236) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object \"is_sector4_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252887 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector5_writable_reg altera_onchip_flash_avmm_data_controller.v(237) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object \"is_sector5_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252887 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_e_addr altera_onchip_flash_avmm_data_controller.v(244) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(244): object \"cur_e_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252887 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_csr_sector_erase_addr altera_onchip_flash_avmm_data_controller.v(258) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(258): object \"valid_csr_sector_erase_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492640252887 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640252983 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 30 -1 0 } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1492640254087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1492640254087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_irq VCC " "Pin \"n_irq\" is stuck at VCC" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492640254271 "|pbi_bridge|n_irq"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rdy VCC " "Pin \"n_rdy\" is stuck at VCC" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492640254271 "|pbi_bridge|n_rdy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492640254271 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254393 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492640254397 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[2\] High " "Register addr_latch\[2\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[3\] High " "Register addr_latch\[3\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[4\] High " "Register addr_latch\[4\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[5\] High " "Register addr_latch\[5\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[6\] High " "Register addr_latch\[6\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[7\] High " "Register addr_latch\[7\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[8\] High " "Register addr_latch\[8\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[9\] High " "Register addr_latch\[9\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[10\] High " "Register addr_latch\[10\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[1\] High " "Register addr_latch\[1\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "addr_latch\[0\] High " "Register addr_latch\[0\] will power up to High" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 227 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1492640254604 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1492640254604 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254753 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254756 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254945 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1492640254948 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492640255042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492640255892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492640255892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "extenb " "No output dependent on input pin \"extenb\"" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640256001 "|pbi_bridge|extenb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492640256001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492640256002 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492640256002 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1492640256002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492640256002 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1492640256002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492640256002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492640256044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:17:36 2017 " "Processing ended: Wed Apr 19 18:17:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492640256044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492640256044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492640256044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492640256044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1492640257575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492640257585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:17:37 2017 " "Processing started: Wed Apr 19 18:17:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492640257585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492640257585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492640257586 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492640257718 ""}
{ "Info" "0" "" "Project  = pbi_bridge" {  } {  } 0 0 "Project  = pbi_bridge" 0 0 "Fitter" 0 0 1492640257718 ""}
{ "Info" "0" "" "Revision = pbi_bridge" {  } {  } 0 0 "Revision = pbi_bridge" 0 0 "Fitter" 0 0 1492640257719 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1492640257887 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbi_bridge 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pbi_bridge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492640257898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492640257967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492640257967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492640258129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1492640258137 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1492640258263 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492640258278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492640258278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492640258278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492640258278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492640258278 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492640258281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492640258281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492640258281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492640258281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492640258281 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1492640258282 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1492640258282 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1492640258282 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1492640258282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492640258284 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492640259148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1492640259151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[7\] phi2_early~reg0 " "Register hw_sel\[7\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492640259153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1492640259153 "|pbi_bridge|phi2_early~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1492640259157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492640259157 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1492640259158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1492640259158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  17.458       clk_57 " "  17.458       clk_57" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1492640259158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.000     phi2_clk " " 558.000     phi2_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1492640259158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.000   phi2_early " " 558.000   phi2_early" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1492640259158 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492640259158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_57~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clk_57~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phi2_early~reg0 " "Destination node phi2_early~reg0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1492640259201 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492640259201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phi2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed)) " "Automatically promoted node phi2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492640259202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_4~0 " "Destination node process_4~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_read " "Destination node flash_read" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phi2_early~0 " "Destination node phi2_early~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1492640259202 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492640259202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phi2_early~reg0  " "Automatically promoted node phi2_early~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492640259202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phi2_early~output " "Destination node phi2_early~output" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1492640259202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1492640259202 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492640259202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492640259780 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492640259781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492640259781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492640259783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492640259785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492640259786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492640259786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492640259787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492640259816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1492640259817 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492640259817 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492640259876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1492640259885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492640260699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492640260789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492640260812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492640261488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492640261488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492640262237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1492640263083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492640263083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1492640263670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492640263670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492640263674 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1492640263951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492640263964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492640264437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492640264438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492640265084 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492640266387 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 MAX 10 " "29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "extenb 3.3 V Schmitt Trigger 91 " "Pin extenb uses I/O standard 3.3 V Schmitt Trigger at 91" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { extenb } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "extenb" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3 V Schmitt Trigger 96 " "Pin data\[0\] uses I/O standard 3.3 V Schmitt Trigger at 96" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3 V Schmitt Trigger 98 " "Pin data\[1\] uses I/O standard 3.3 V Schmitt Trigger at 98" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3 V Schmitt Trigger 99 " "Pin data\[2\] uses I/O standard 3.3 V Schmitt Trigger at 99" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3 V Schmitt Trigger 100 " "Pin data\[3\] uses I/O standard 3.3 V Schmitt Trigger at 100" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3 V Schmitt Trigger 101 " "Pin data\[4\] uses I/O standard 3.3 V Schmitt Trigger at 101" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3 V Schmitt Trigger 102 " "Pin data\[5\] uses I/O standard 3.3 V Schmitt Trigger at 102" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3 V Schmitt Trigger 105 " "Pin data\[6\] uses I/O standard 3.3 V Schmitt Trigger at 105" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3 V Schmitt Trigger 106 " "Pin data\[7\] uses I/O standard 3.3 V Schmitt Trigger at 106" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3 V Schmitt Trigger 113 " "Pin n_reset uses I/O standard 3.3 V Schmitt Trigger at 113" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "phi2 3.3 V Schmitt Trigger 90 " "Pin phi2 uses I/O standard 3.3 V Schmitt Trigger at 90" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { phi2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "phi2" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_57 3.3-V LVCMOS 29 " "Pin clk_57 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_57 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_57" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[9\] 3.3 V Schmitt Trigger 52 " "Pin addr\[9\] uses I/O standard 3.3 V Schmitt Trigger at 52" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[10\] 3.3 V Schmitt Trigger 55 " "Pin addr\[10\] uses I/O standard 3.3 V Schmitt Trigger at 55" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[11\] 3.3 V Schmitt Trigger 56 " "Pin addr\[11\] uses I/O standard 3.3 V Schmitt Trigger at 56" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[12\] 3.3 V Schmitt Trigger 57 " "Pin addr\[12\] uses I/O standard 3.3 V Schmitt Trigger at 57" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[12\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[14\] 3.3 V Schmitt Trigger 59 " "Pin addr\[14\] uses I/O standard 3.3 V Schmitt Trigger at 59" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[14\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[15\] 3.3 V Schmitt Trigger 60 " "Pin addr\[15\] uses I/O standard 3.3 V Schmitt Trigger at 60" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[15\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[13\] 3.3 V Schmitt Trigger 58 " "Pin addr\[13\] uses I/O standard 3.3 V Schmitt Trigger at 58" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[13\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[0\] 3.3 V Schmitt Trigger 38 " "Pin addr\[0\] uses I/O standard 3.3 V Schmitt Trigger at 38" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[0\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[1\] 3.3 V Schmitt Trigger 39 " "Pin addr\[1\] uses I/O standard 3.3 V Schmitt Trigger at 39" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 26 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[2\] 3.3 V Schmitt Trigger 41 " "Pin addr\[2\] uses I/O standard 3.3 V Schmitt Trigger at 41" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 27 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[3\] 3.3 V Schmitt Trigger 43 " "Pin addr\[3\] uses I/O standard 3.3 V Schmitt Trigger at 43" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[8\] 3.3 V Schmitt Trigger 50 " "Pin addr\[8\] uses I/O standard 3.3 V Schmitt Trigger at 50" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[4\] 3.3 V Schmitt Trigger 44 " "Pin addr\[4\] uses I/O standard 3.3 V Schmitt Trigger at 44" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[5\] 3.3 V Schmitt Trigger 45 " "Pin addr\[5\] uses I/O standard 3.3 V Schmitt Trigger at 45" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[6\] 3.3 V Schmitt Trigger 46 " "Pin addr\[6\] uses I/O standard 3.3 V Schmitt Trigger at 46" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[7\] 3.3 V Schmitt Trigger 47 " "Pin addr\[7\] uses I/O standard 3.3 V Schmitt Trigger at 47" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw 3.3 V Schmitt Trigger 114 " "Pin rw uses I/O standard 3.3 V Schmitt Trigger at 114" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rw } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1492640266646 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1492640266646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.fit.smsg " "Generated suppressed messages file C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492640266730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1344 " "Peak virtual memory: 1344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492640267454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:17:47 2017 " "Processing ended: Wed Apr 19 18:17:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492640267454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492640267454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492640267454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492640267454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492640268746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492640268757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:17:48 2017 " "Processing started: Wed Apr 19 18:17:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492640268757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492640268757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492640268758 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492640269902 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492640269952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492640270353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:17:50 2017 " "Processing ended: Wed Apr 19 18:17:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492640270353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492640270353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492640270353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492640270353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492640271608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492640271619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:17:51 2017 " "Processing started: Wed Apr 19 18:17:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492640271619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640271619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640271619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272014 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272486 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[0\] phi2_early~reg0 " "Register hw_sel\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492640272488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272488 "|pbi_bridge|phi2_early~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272492 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272502 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[0\] " "Using fastest of multiple clock domains found for node \"data\[0\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[1\] " "Using fastest of multiple clock domains found for node \"data\[1\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[2\] " "Using fastest of multiple clock domains found for node \"data\[2\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[3\] " "Using fastest of multiple clock domains found for node \"data\[3\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[4\] " "Using fastest of multiple clock domains found for node \"data\[4\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[5\] " "Using fastest of multiple clock domains found for node \"data\[5\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[6\] " "Using fastest of multiple clock domains found for node \"data\[6\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[7\] " "Using fastest of multiple clock domains found for node \"data\[7\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492640272503 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272503 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_REG_CLK_DOMAINS_FOUND_NO_FREQ" "" "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" {  } {  } 0 222019 "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272503 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272503 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272510 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640272849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640273539 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.004 millions of transitions / sec " "Average toggle rate for this design is 5.004 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640274142 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "160.34 mW " "Total thermal power estimate for the design is 160.34 mW" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640274248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 12 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492640274579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:17:54 2017 " "Processing ended: Wed Apr 19 18:17:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492640274579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492640274579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492640274579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640274579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1492640276050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492640276060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 18:17:55 2017 " "Processing started: Wed Apr 19 18:17:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492640276060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbi_bridge -c pbi_bridge " "Command: quartus_sta pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276060 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1492640276198 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276497 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276736 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[0\] phi2_early~reg0 " "Register hw_sel\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492640276743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276743 "|pbi_bridge|phi2_early~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276745 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1492640276746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492640276759 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1492640276808 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.396 " "Worst-case setup slack is -2.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396             -28.063 clk_57  " "   -2.396             -28.063 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276818 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_57  " "    0.341               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276828 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.514 " "Worst-case recovery slack is -2.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -12.498 clk_57  " "   -2.514             -12.498 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276838 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.335 " "Worst-case removal slack is 1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.335               0.000 clk_57  " "    1.335               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.589 " "Worst-case minimum pulse width slack is 6.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.589               0.000 clk_57  " "    6.589               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.707               0.000 phi2_clk  " "  278.707               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.314               0.000 phi2_early  " "  542.314               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640276851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.331 ns " "Worst Case Available Settling Time: 20.331 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640276867 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492640276877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640276915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277653 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[0\] phi2_early~reg0 " "Register hw_sel\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492640277773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277773 "|pbi_bridge|phi2_early~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277774 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.393 " "Worst-case setup slack is -2.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393             -26.624 clk_57  " "   -2.393             -26.624 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277790 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk_57  " "    0.304               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277799 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.546 " "Worst-case recovery slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546             -12.663 clk_57  " "   -2.546             -12.663 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277807 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.167 " "Worst-case removal slack is 1.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 clk_57  " "    1.167               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.685 " "Worst-case minimum pulse width slack is 6.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.685               0.000 clk_57  " "    6.685               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.718               0.000 phi2_clk  " "  278.718               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.314               0.000 phi2_early  " "  542.314               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640277821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277821 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.650 ns " "Worst Case Available Settling Time: 20.650 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640277836 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640277836 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492640277848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[0\] phi2_early~reg0 " "Register hw_sel\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492640278095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278095 "|pbi_bridge|phi2_early~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278096 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.348 " "Worst-case setup slack is -1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -12.000 clk_57  " "   -1.348             -12.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278106 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clk_57  " "    0.086               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278115 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.226 " "Worst-case recovery slack is -1.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -6.019 clk_57  " "   -1.226              -6.019 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278132 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "phi2_clk clk_57 " "The launch and latch times for the relationship between source clock: phi2_clk and destination clock: clk_57 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.458 " "Worst-case removal slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 clk_57  " "    0.458               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.164 " "Worst-case minimum pulse width slack is 6.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.164               0.000 clk_57  " "    6.164               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.332               0.000 phi2_clk  " "  278.332               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  538.000               0.000 phi2_early  " "  538.000               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492640278149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.012 ns " "Worst Case Available Settling Time: 24.012 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492640278164 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640278164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640279432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640279434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492640279535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 18:17:59 2017 " "Processing ended: Wed Apr 19 18:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492640279535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492640279535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492640279535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640279535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492640280254 ""}
