-o C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile -lc C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/library.cfg -fl C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile/re_control.epr -O2 -sve -msg 5 -sv2k12 -work re_control C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control.v C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control_tb.v 