
Selected circuits
===================
 - **Circuit**: 8x5-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x5u_4E8 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x5u_4E8.v)]  [[C](mul8x5u_4E8.c)] |
| mul8x5u_0CF | 0.0015 | 0.049 | 3.12 | 0.031 | 0.5 |  [[Verilog](mul8x5u_0CF.v)]  [[C](mul8x5u_0CF.c)] |
| mul8x5u_00N | 0.0031 | 0.012 | 25.00 | 0.10 | 0.25 |  [[Verilog](mul8x5u_00N.v)]  [[C](mul8x5u_00N.c)] |
| mul8x5u_5R9 | 0.0092 | 0.024 | 50.00 | 0.28 | 1.2 |  [[Verilog](mul8x5u_5R9.v)]  [[C](mul8x5u_5R9.c)] |
| mul8x5u_44H | 0.027 | 0.073 | 70.31 | 0.79 | 9.2 |  [[Verilog](mul8x5u_44H.v)]  [[C](mul8x5u_44H.c)] |
| mul8x5u_31H | 0.089 | 0.28 | 85.94 | 2.15 | 86 |  [[Verilog](mul8x5u_31H.v)]  [[C](mul8x5u_31H.c)] |
| mul8x5u_5HE | 0.29 | 1.09 | 93.44 | 5.70 | 892 |  [[Verilog](mul8x5u_5HE.v)]  [[C](mul8x5u_5HE.c)] |
| mul8x5u_2Y9 | 0.94 | 3.77 | 95.37 | 15.13 | 9467 |  [[Verilog](mul8x5u_2Y9.v)]  [[C](mul8x5u_2Y9.c)] |
| mul8x5u_0N9 | 3.81 | 15.44 | 96.37 | 38.51 | 154036 |  [[Verilog](mul8x5u_0N9.v)]  [[C](mul8x5u_0N9.c)] |
| mul8x5u_541 | 24.12 | 96.50 | 96.50 | 100.00 | 70690.462e2 |  [[Verilog](mul8x5u_541.v)]  [[C](mul8x5u_541.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             