

================================================================
== Vitis HLS Report for 'loadDDR_data_15'
================================================================
* Date:           Fri Jan  9 14:22:28 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_20 = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln54 = muxlogic i32 %p_read_20"   --->   Operation 17 'muxlogic' 'muxLogicData_to_write_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %nCols_assign_c4, i32 %p_read_20" [./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'write' 'write_ln54' <Predicate = true> <Delay = 0.71> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.66ns)   --->   "%icmp_ln58 = icmp_sgt  i32 %p_read_20, i32 0" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 19 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %p_read_20" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.52ns)   --->   "%empty = select i1 %icmp_ln58, i31 %trunc_ln58, i31 0" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 21 'select' 'empty' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackPos_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicCE_to_dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dSlackPos_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dSlackPos" [./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 23 'read' 'dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln58_9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %dSlackPos_read, i32 6, i32 63" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 24 'partselect' 'trunc_ln58_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i58 %trunc_ln58_9" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %empty" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 27 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [11/11] (1.40ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 28 'readreq' 'empty_255' <Predicate = true> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 29 [10/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 29 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 30 [9/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 30 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 31 [8/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 31 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 32 [7/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 32 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 33 [6/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 33 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 34 [5/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 34 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 35 [4/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 35 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 36 [3/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 36 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 37 [2/11] (2.43ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 37 'readreq' 'empty_255' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.40>
ST_12 : Operation 38 [1/11] (1.40ns)   --->   "%empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 38 'readreq' 'empty_255' <Predicate = true> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.06>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%empty_256 = wait i32 @_ssdm_op_Wait"   --->   Operation 39 'wait' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (1.06ns)   --->   "%call_ln54 = call void @loadDDR_data.15_Pipeline_loadDDR_data, i32 %p_read_20, i512 %gmem1, i58 %trunc_ln58_9, i512 %dualInfeasLbRay_fifo_i" [./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 40 'call' 'call_ln54' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.44>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_34, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/2] (1.44ns)   --->   "%call_ln54 = call void @loadDDR_data.15_Pipeline_loadDDR_data, i32 %p_read_20, i512 %gmem1, i58 %trunc_ln58_9, i512 %dualInfeasLbRay_fifo_i" [./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 44 'call' 'call_ln54' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 45 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.183ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_p_read_20') [7]  (0.000 ns)
	wire read operation ('p_read_20', ./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'p_read' (./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln58', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [15]  (0.661 ns)
	'select' operation 31 bit ('empty', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [20]  (0.522 ns)

 <State 2>: 1.401ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicCE_to_dSlackPos_read') [9]  (0.000 ns)
	wire read operation ('dSlackPos_read', ./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'dSlackPos' (./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [10]  (0.000 ns)
	'getelementptr' operation 512 bit ('gmem1_addr', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [19]  (0.000 ns)
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (1.401 ns)

 <State 3>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 4>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 5>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 6>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 7>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 8>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 9>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 10>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 11>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (2.433 ns)

 <State 12>: 1.401ns
The critical path consists of the following:
	bus request operation ('empty_255', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) on port 'gmem1' (./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) [22]  (1.401 ns)

 <State 13>: 1.061ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln54', ./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) to 'loadDDR_data.15_Pipeline_loadDDR_data' [24]  (1.061 ns)

 <State 14>: 1.443ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln54', ./basic_helper.hpp:54->./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95) to 'loadDDR_data.15_Pipeline_loadDDR_data' [24]  (1.443 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
