

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8'
================================================================
* Date:           Mon May 20 14:16:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_8  |        6|        6|         6|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    313|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     728|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     728|    413|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_224_p2      |         +|   0|  0|  10|           2|           1|
    |sub_ln1348_1_fu_345_p2  |         -|   0|  0|  55|          48|          48|
    |sub_ln1348_2_fu_373_p2  |         -|   0|  0|  55|          48|          48|
    |sub_ln1348_3_fu_396_p2  |         -|   0|  0|  55|          48|          48|
    |sub_ln1348_fu_322_p2    |         -|   0|  0|  55|          48|          48|
    |icmp_ln44_fu_218_p2     |      icmp|   0|  0|   8|           2|           3|
    |or_ln1271_1_fu_259_p2   |        or|   0|  0|   3|           3|           2|
    |or_ln1271_2_fu_269_p2   |        or|   0|  0|   3|           3|           2|
    |or_ln1271_fu_243_p2     |        or|   0|  0|   3|           3|           1|
    |y_V_1_5_fu_411_p3       |    select|   0|  0|  32|           1|          32|
    |y_V_1_6_fu_418_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 313|         208|         267|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_3_fu_78                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |H_load_1_reg_530                  |  17|   0|   17|          0|
    |H_load_2_reg_550                  |  17|   0|   17|          0|
    |H_load_3_reg_555                  |  17|   0|   17|          0|
    |H_load_reg_525                    |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_reg_489                     |   1|   0|    1|          0|
    |i_3_fu_78                         |   2|   0|    2|          0|
    |i_reg_484                         |   2|   0|    2|          0|
    |i_reg_484_pp0_iter1_reg           |   2|   0|    2|          0|
    |icmp_ln44_reg_495                 |   1|   0|    1|          0|
    |mul_ln1348_1_reg_570              |  48|   0|   48|          0|
    |mul_ln1348_2_reg_585              |  48|   0|   48|          0|
    |mul_ln1348_3_reg_595              |  48|   0|   48|          0|
    |mul_ln1348_reg_565                |  48|   0|   48|          0|
    |sext_ln1348_1_cast_reg_474        |  48|   0|   48|          0|
    |sext_ln1348_2_cast_reg_469        |  48|   0|   48|          0|
    |sext_ln1348_3_cast_reg_464        |  48|   0|   48|          0|
    |sext_ln1348_cast_reg_479          |  48|   0|   48|          0|
    |tmp_5_reg_590                     |  32|   0|   32|          0|
    |tmp_s_reg_499                     |   1|   0|    3|          2|
    |y_V_1_3_fu_86                     |  32|   0|   32|          0|
    |y_V_1_fu_82                       |  32|   0|   32|          0|
    |z_load_reg_560                    |  32|   0|   32|          0|
    |empty_reg_489                     |  64|  32|    1|          0|
    |icmp_ln44_reg_495                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 728|  64|  604|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_793_p_din0      |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_793_p_din1      |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_793_p_dout0     |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_793_p_ce        |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_797_p_din0      |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_797_p_din1      |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_797_p_dout0     |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_797_p_ce        |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_801_p_din0      |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_801_p_din1      |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_801_p_dout0     |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_801_p_ce        |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_805_p_din0      |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_805_p_din1      |  out|   17|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_805_p_dout0     |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|grp_fu_805_p_ce        |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_44_8|  return value|
|z_address0             |  out|    1|   ap_memory|                                           z|         array|
|z_ce0                  |  out|    1|   ap_memory|                                           z|         array|
|z_q0                   |   in|   32|   ap_memory|                                           z|         array|
|sext_ln1348            |   in|   32|     ap_none|                                 sext_ln1348|        scalar|
|sext_ln1348_1          |   in|   32|     ap_none|                               sext_ln1348_1|        scalar|
|sext_ln1348_2          |   in|   32|     ap_none|                               sext_ln1348_2|        scalar|
|sext_ln1348_3          |   in|   32|     ap_none|                               sext_ln1348_3|        scalar|
|y_V_1_0257_out         |  out|   32|      ap_vld|                              y_V_1_0257_out|       pointer|
|y_V_1_0257_out_ap_vld  |  out|    1|      ap_vld|                              y_V_1_0257_out|       pointer|
|y_V_0_0256_out         |  out|   32|      ap_vld|                              y_V_0_0256_out|       pointer|
|y_V_0_0256_out_ap_vld  |  out|    1|      ap_vld|                              y_V_0_0256_out|       pointer|
|H_address0             |  out|    3|   ap_memory|                                           H|         array|
|H_ce0                  |  out|    1|   ap_memory|                                           H|         array|
|H_q0                   |   in|   17|   ap_memory|                                           H|         array|
|H_address1             |  out|    3|   ap_memory|                                           H|         array|
|H_ce1                  |  out|    1|   ap_memory|                                           H|         array|
|H_q1                   |   in|   17|   ap_memory|                                           H|         array|
|H_address2             |  out|    3|   ap_memory|                                           H|         array|
|H_ce2                  |  out|    1|   ap_memory|                                           H|         array|
|H_q2                   |   in|   17|   ap_memory|                                           H|         array|
|H_address3             |  out|    3|   ap_memory|                                           H|         array|
|H_ce3                  |  out|    1|   ap_memory|                                           H|         array|
|H_q3                   |   in|   17|   ap_memory|                                           H|         array|
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+

