
Function.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fb4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005194  08005194  00006194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005260  08005260  00007020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005260  08005260  00007020  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005260  08005260  00007020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005260  08005260  00006260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005264  08005264  00006264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08005268  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019e8  20000020  08005288  00007020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a08  08005288  00007a08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016bbd  00000000  00000000  00007050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003510  00000000  00000000  0001dc0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  00021120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000106e  00000000  00000000  00022688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000034e4  00000000  00000000  000236f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015697  00000000  00000000  00026bda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7908  00000000  00000000  0003c271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113b79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059c0  00000000  00000000  00113bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0011957c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000020 	.word	0x20000020
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800517c 	.word	0x0800517c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000024 	.word	0x20000024
 800021c:	0800517c 	.word	0x0800517c

08000220 <DWT_Init>:
void MonitorTask(void *argument);

/* USER CODE BEGIN 0 */
/* DWT init â€” enable cycle counter and compute scaling */
static void DWT_Init(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; /* enable trace */
 8000224:	4b11      	ldr	r3, [pc, #68]	@ (800026c <DWT_Init+0x4c>)
 8000226:	68db      	ldr	r3, [r3, #12]
 8000228:	4a10      	ldr	r2, [pc, #64]	@ (800026c <DWT_Init+0x4c>)
 800022a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800022e:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            /* enable cycle counter */
 8000230:	4b0f      	ldr	r3, [pc, #60]	@ (8000270 <DWT_Init+0x50>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a0e      	ldr	r2, [pc, #56]	@ (8000270 <DWT_Init+0x50>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6013      	str	r3, [r2, #0]
    DWT->CYCCNT = 0;
 800023c:	4b0c      	ldr	r3, [pc, #48]	@ (8000270 <DWT_Init+0x50>)
 800023e:	2200      	movs	r2, #0
 8000240:	605a      	str	r2, [r3, #4]

    /* compute cycles per microsecond and per second (rounded) */
    cycles_per_us  = (SystemCoreClock + 500000U) / 1000000U;
 8000242:	4b0c      	ldr	r3, [pc, #48]	@ (8000274 <DWT_Init+0x54>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f503 23f4 	add.w	r3, r3, #499712	@ 0x7a000
 800024a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800024e:	4a0a      	ldr	r2, [pc, #40]	@ (8000278 <DWT_Init+0x58>)
 8000250:	fba2 2303 	umull	r2, r3, r2, r3
 8000254:	0c9b      	lsrs	r3, r3, #18
 8000256:	4a09      	ldr	r2, [pc, #36]	@ (800027c <DWT_Init+0x5c>)
 8000258:	6013      	str	r3, [r2, #0]
    cycles_per_sec = SystemCoreClock;
 800025a:	4b06      	ldr	r3, [pc, #24]	@ (8000274 <DWT_Init+0x54>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	4a08      	ldr	r2, [pc, #32]	@ (8000280 <DWT_Init+0x60>)
 8000260:	6013      	str	r3, [r2, #0]
}
 8000262:	bf00      	nop
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	e000edf0 	.word	0xe000edf0
 8000270:	e0001000 	.word	0xe0001000
 8000274:	20000000 	.word	0x20000000
 8000278:	431bde83 	.word	0x431bde83
 800027c:	20000054 	.word	0x20000054
 8000280:	20000058 	.word	0x20000058

08000284 <Burn_1us>:

/* Precise 1 microsecond busy-wait using DWT->CYCCNT */
static inline void Burn_1us(void)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
    uint32_t start = DWT->CYCCNT;
 800028a:	4b0a      	ldr	r3, [pc, #40]	@ (80002b4 <Burn_1us+0x30>)
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	607b      	str	r3, [r7, #4]
    while ((DWT->CYCCNT - start) < cycles_per_us)
 8000290:	e000      	b.n	8000294 <Burn_1us+0x10>
    {
        __NOP();
 8000292:	bf00      	nop
    while ((DWT->CYCCNT - start) < cycles_per_us)
 8000294:	4b07      	ldr	r3, [pc, #28]	@ (80002b4 <Burn_1us+0x30>)
 8000296:	685a      	ldr	r2, [r3, #4]
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	1ad2      	subs	r2, r2, r3
 800029c:	4b06      	ldr	r3, [pc, #24]	@ (80002b8 <Burn_1us+0x34>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d3f6      	bcc.n	8000292 <Burn_1us+0xe>
    }
}
 80002a4:	bf00      	nop
 80002a6:	bf00      	nop
 80002a8:	370c      	adds	r7, #12
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000054 	.word	0x20000054

080002bc <run_function_call_test>:

/* Cooperative baseline: run two logical tasks sequentially for 1 second */
static void run_function_call_test(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
    uint32_t start = DWT->CYCCNT;
 80002c2:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <run_function_call_test+0x4c>)
 80002c4:	685b      	ldr	r3, [r3, #4]
 80002c6:	607b      	str	r3, [r7, #4]
    function_call_count = 0;
 80002c8:	4b10      	ldr	r3, [pc, #64]	@ (800030c <run_function_call_test+0x50>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]

    /* run for exactly 1 second using DWT */
    while ((int32_t)(DWT->CYCCNT - start) < (int32_t)cycles_per_sec)
 80002ce:	e00d      	b.n	80002ec <run_function_call_test+0x30>
    {
        /* Logical Task A (FunctionCall) */
        Burn_1us();
 80002d0:	f7ff ffd8 	bl	8000284 <Burn_1us>
        function_call_count++;   /* counted as A */
 80002d4:	4b0d      	ldr	r3, [pc, #52]	@ (800030c <run_function_call_test+0x50>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	3301      	adds	r3, #1
 80002da:	4a0c      	ldr	r2, [pc, #48]	@ (800030c <run_function_call_test+0x50>)
 80002dc:	6013      	str	r3, [r2, #0]

        /* Logical Task B (SVC_Call logical) */
        Burn_1us();
 80002de:	f7ff ffd1 	bl	8000284 <Burn_1us>
        function_call_count++;   /* counted as B */
 80002e2:	4b0a      	ldr	r3, [pc, #40]	@ (800030c <run_function_call_test+0x50>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	3301      	adds	r3, #1
 80002e8:	4a08      	ldr	r2, [pc, #32]	@ (800030c <run_function_call_test+0x50>)
 80002ea:	6013      	str	r3, [r2, #0]
    while ((int32_t)(DWT->CYCCNT - start) < (int32_t)cycles_per_sec)
 80002ec:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <run_function_call_test+0x4c>)
 80002ee:	685a      	ldr	r2, [r3, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	1ad3      	subs	r3, r2, r3
 80002f4:	461a      	mov	r2, r3
 80002f6:	4b06      	ldr	r3, [pc, #24]	@ (8000310 <run_function_call_test+0x54>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	429a      	cmp	r2, r3
 80002fc:	dbe8      	blt.n	80002d0 <run_function_call_test+0x14>
    }
}
 80002fe:	bf00      	nop
 8000300:	bf00      	nop
 8000302:	3708      	adds	r7, #8
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	e0001000 	.word	0xe0001000
 800030c:	2000004c 	.word	0x2000004c
 8000310:	20000058 	.word	0x20000058

08000314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  HAL_Init();
 8000318:	f000 fbba 	bl	8000a90 <HAL_Init>
  SystemClock_Config();
 800031c:	f000 f8e6 	bl	80004ec <SystemClock_Config>

  /* Initialize DWT for accurate timing */
  DWT_Init();
 8000320:	f7ff ff7e 	bl	8000220 <DWT_Init>

  MX_GPIO_Init();
 8000324:	f000 f930 	bl	8000588 <MX_GPIO_Init>

  /* --- Run cooperative baseline (no RTOS scheduler active) --- */
  test_running = 1;
 8000328:	4b16      	ldr	r3, [pc, #88]	@ (8000384 <main+0x70>)
 800032a:	2201      	movs	r2, #1
 800032c:	701a      	strb	r2, [r3, #0]
  run_function_call_test();
 800032e:	f7ff ffc5 	bl	80002bc <run_function_call_test>
  test_running = 0; /* cooperative finished; results in function_call_count */
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <main+0x70>)
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]

  /* Init scheduler and create RTOS tasks */
  osKernelInitialize();
 8000338:	f002 f838 	bl	80023ac <osKernelInitialize>

  Task1_FunctionCallHandle = osThreadNew(StartTask_FunctionCall, NULL, &Task1_FunctionCall_attributes);
 800033c:	4a12      	ldr	r2, [pc, #72]	@ (8000388 <main+0x74>)
 800033e:	2100      	movs	r1, #0
 8000340:	4812      	ldr	r0, [pc, #72]	@ (800038c <main+0x78>)
 8000342:	f002 f87d 	bl	8002440 <osThreadNew>
 8000346:	4603      	mov	r3, r0
 8000348:	4a11      	ldr	r2, [pc, #68]	@ (8000390 <main+0x7c>)
 800034a:	6013      	str	r3, [r2, #0]
  Task2_SVC_CallHandle    = osThreadNew(StartTask_SVC_Call, NULL, &Task2_SVC_Call_attributes);
 800034c:	4a11      	ldr	r2, [pc, #68]	@ (8000394 <main+0x80>)
 800034e:	2100      	movs	r1, #0
 8000350:	4811      	ldr	r0, [pc, #68]	@ (8000398 <main+0x84>)
 8000352:	f002 f875 	bl	8002440 <osThreadNew>
 8000356:	4603      	mov	r3, r0
 8000358:	4a10      	ldr	r2, [pc, #64]	@ (800039c <main+0x88>)
 800035a:	6013      	str	r3, [r2, #0]
  MonitorHandle           = osThreadNew(MonitorTask, NULL, &Monitor_attributes);
 800035c:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <main+0x8c>)
 800035e:	2100      	movs	r1, #0
 8000360:	4810      	ldr	r0, [pc, #64]	@ (80003a4 <main+0x90>)
 8000362:	f002 f86d 	bl	8002440 <osThreadNew>
 8000366:	4603      	mov	r3, r0
 8000368:	4a0f      	ldr	r2, [pc, #60]	@ (80003a8 <main+0x94>)
 800036a:	6013      	str	r3, [r2, #0]

  BSP_LED_Init(LED_GREEN);
 800036c:	2000      	movs	r0, #0
 800036e:	f000 fac7 	bl	8000900 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000372:	2101      	movs	r1, #1
 8000374:	2000      	movs	r0, #0
 8000376:	f000 faf9 	bl	800096c <BSP_PB_Init>

  /* Start scheduler */
  osKernelStart();
 800037a:	f002 f83b 	bl	80023f4 <osKernelStart>

  /* Should never reach here */
  while (1) { }
 800037e:	bf00      	nop
 8000380:	e7fd      	b.n	800037e <main+0x6a>
 8000382:	bf00      	nop
 8000384:	20000050 	.word	0x20000050
 8000388:	080051d8 	.word	0x080051d8
 800038c:	080003ad 	.word	0x080003ad
 8000390:	2000003c 	.word	0x2000003c
 8000394:	080051fc 	.word	0x080051fc
 8000398:	080003fd 	.word	0x080003fd
 800039c:	20000040 	.word	0x20000040
 80003a0:	08005220 	.word	0x08005220
 80003a4:	0800044d 	.word	0x0800044d
 80003a8:	20000044 	.word	0x20000044

080003ac <StartTask_FunctionCall>:

/* USER CODE BEGIN 4 */

/* Worker Task 1: named FunctionCall (but this is the RTOS task doing syscall) */
void StartTask_FunctionCall(void *argument)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
    (void) argument;

    for (;;)
    {
        if (test_running)
 80003b4:	4b0d      	ldr	r3, [pc, #52]	@ (80003ec <StartTask_FunctionCall+0x40>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d012      	beq.n	80003e4 <StartTask_FunctionCall+0x38>
        {
            Burn_1us();
 80003be:	f7ff ff61 	bl	8000284 <Burn_1us>
            rtos_call_count++;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	@ (80003f0 <StartTask_FunctionCall+0x44>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	3301      	adds	r3, #1
 80003c8:	4a09      	ldr	r2, [pc, #36]	@ (80003f0 <StartTask_FunctionCall+0x44>)
 80003ca:	6013      	str	r3, [r2, #0]

            /* If end_cycle reached, exit cleanly */
            if ((int32_t)(DWT->CYCCNT - end_cycle) >= 0)
 80003cc:	4b09      	ldr	r3, [pc, #36]	@ (80003f4 <StartTask_FunctionCall+0x48>)
 80003ce:	685a      	ldr	r2, [r3, #4]
 80003d0:	4b09      	ldr	r3, [pc, #36]	@ (80003f8 <StartTask_FunctionCall+0x4c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	1ad3      	subs	r3, r2, r3
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	db01      	blt.n	80003de <StartTask_FunctionCall+0x32>
            {
                osThreadExit();
 80003da:	f002 f8e3 	bl	80025a4 <osThreadExit>
            }

            osThreadYield(); /* SVC/syscall via RTOS scheduler */
 80003de:	f002 f8c1 	bl	8002564 <osThreadYield>
 80003e2:	e7e7      	b.n	80003b4 <StartTask_FunctionCall+0x8>
        }
        else
        {
            osDelay(1);
 80003e4:	2001      	movs	r0, #1
 80003e6:	f002 f911 	bl	800260c <osDelay>
        if (test_running)
 80003ea:	e7e3      	b.n	80003b4 <StartTask_FunctionCall+0x8>
 80003ec:	20000050 	.word	0x20000050
 80003f0:	20000048 	.word	0x20000048
 80003f4:	e0001000 	.word	0xe0001000
 80003f8:	2000005c 	.word	0x2000005c

080003fc <StartTask_SVC_Call>:
    }
}

/* Worker Task 2: named SVC_Call (also performs syscall yielding) */
void StartTask_SVC_Call(void *argument)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
    (void) argument;

    for (;;)
    {
        if (test_running)
 8000404:	4b0d      	ldr	r3, [pc, #52]	@ (800043c <StartTask_SVC_Call+0x40>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	b2db      	uxtb	r3, r3
 800040a:	2b00      	cmp	r3, #0
 800040c:	d012      	beq.n	8000434 <StartTask_SVC_Call+0x38>
        {
            Burn_1us();
 800040e:	f7ff ff39 	bl	8000284 <Burn_1us>
            rtos_call_count++;
 8000412:	4b0b      	ldr	r3, [pc, #44]	@ (8000440 <StartTask_SVC_Call+0x44>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	3301      	adds	r3, #1
 8000418:	4a09      	ldr	r2, [pc, #36]	@ (8000440 <StartTask_SVC_Call+0x44>)
 800041a:	6013      	str	r3, [r2, #0]

            if ((int32_t)(DWT->CYCCNT - end_cycle) >= 0)
 800041c:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <StartTask_SVC_Call+0x48>)
 800041e:	685a      	ldr	r2, [r3, #4]
 8000420:	4b09      	ldr	r3, [pc, #36]	@ (8000448 <StartTask_SVC_Call+0x4c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	1ad3      	subs	r3, r2, r3
 8000426:	2b00      	cmp	r3, #0
 8000428:	db01      	blt.n	800042e <StartTask_SVC_Call+0x32>
            {
                osThreadExit();
 800042a:	f002 f8bb 	bl	80025a4 <osThreadExit>
            }

            osThreadYield();
 800042e:	f002 f899 	bl	8002564 <osThreadYield>
 8000432:	e7e7      	b.n	8000404 <StartTask_SVC_Call+0x8>
        }
        else
        {
            osDelay(1);
 8000434:	2001      	movs	r0, #1
 8000436:	f002 f8e9 	bl	800260c <osDelay>
        if (test_running)
 800043a:	e7e3      	b.n	8000404 <StartTask_SVC_Call+0x8>
 800043c:	20000050 	.word	0x20000050
 8000440:	20000048 	.word	0x20000048
 8000444:	e0001000 	.word	0xe0001000
 8000448:	2000005c 	.word	0x2000005c

0800044c <MonitorTask>:
    }
}

/* MonitorTask: compute end_cycle and start the RTOS 1s run; workers self-exit at end_cycle */
void MonitorTask(void *argument)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
    (void) argument;

    osDelay(10); /* let tasks be ready */
 8000454:	200a      	movs	r0, #10
 8000456:	f002 f8d9 	bl	800260c <osDelay>

    uint32_t now = DWT->CYCCNT;
 800045a:	4b1d      	ldr	r3, [pc, #116]	@ (80004d0 <MonitorTask+0x84>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	60fb      	str	r3, [r7, #12]
    end_cycle = now + cycles_per_sec; /* run for 1 second */
 8000460:	4b1c      	ldr	r3, [pc, #112]	@ (80004d4 <MonitorTask+0x88>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	4413      	add	r3, r2
 8000468:	4a1b      	ldr	r2, [pc, #108]	@ (80004d8 <MonitorTask+0x8c>)
 800046a:	6013      	str	r3, [r2, #0]

    rtos_call_count = 0;
 800046c:	4b1b      	ldr	r3, [pc, #108]	@ (80004dc <MonitorTask+0x90>)
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
    test_running = 1;
 8000472:	4b1b      	ldr	r3, [pc, #108]	@ (80004e0 <MonitorTask+0x94>)
 8000474:	2201      	movs	r2, #1
 8000476:	701a      	strb	r2, [r3, #0]

    /* Wait until end_cycle (coarse sleep) */
    while ((int32_t)(DWT->CYCCNT - end_cycle) < 0)
 8000478:	e002      	b.n	8000480 <MonitorTask+0x34>
    {
        osDelay(10);
 800047a:	200a      	movs	r0, #10
 800047c:	f002 f8c6 	bl	800260c <osDelay>
    while ((int32_t)(DWT->CYCCNT - end_cycle) < 0)
 8000480:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <MonitorTask+0x84>)
 8000482:	685a      	ldr	r2, [r3, #4]
 8000484:	4b14      	ldr	r3, [pc, #80]	@ (80004d8 <MonitorTask+0x8c>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	1ad3      	subs	r3, r2, r3
 800048a:	2b00      	cmp	r3, #0
 800048c:	dbf5      	blt.n	800047a <MonitorTask+0x2e>
    }

    /* Ensure termination */
    test_running = 0;
 800048e:	4b14      	ldr	r3, [pc, #80]	@ (80004e0 <MonitorTask+0x94>)
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
    if (Task1_FunctionCallHandle != NULL) { osThreadTerminate(Task1_FunctionCallHandle); Task1_FunctionCallHandle = NULL; }
 8000494:	4b13      	ldr	r3, [pc, #76]	@ (80004e4 <MonitorTask+0x98>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d007      	beq.n	80004ac <MonitorTask+0x60>
 800049c:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MonitorTask+0x98>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f002 f886 	bl	80025b2 <osThreadTerminate>
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MonitorTask+0x98>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
    if (Task2_SVC_CallHandle != NULL)    { osThreadTerminate(Task2_SVC_CallHandle);    Task2_SVC_CallHandle    = NULL; }
 80004ac:	4b0e      	ldr	r3, [pc, #56]	@ (80004e8 <MonitorTask+0x9c>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d007      	beq.n	80004c4 <MonitorTask+0x78>
 80004b4:	4b0c      	ldr	r3, [pc, #48]	@ (80004e8 <MonitorTask+0x9c>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f002 f87a 	bl	80025b2 <osThreadTerminate>
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <MonitorTask+0x9c>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]

    /* Idle forever so debugger can inspect final counts */
    for (;;)
    {
        osDelay(1000);
 80004c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004c8:	f002 f8a0 	bl	800260c <osDelay>
 80004cc:	e7fa      	b.n	80004c4 <MonitorTask+0x78>
 80004ce:	bf00      	nop
 80004d0:	e0001000 	.word	0xe0001000
 80004d4:	20000058 	.word	0x20000058
 80004d8:	2000005c 	.word	0x2000005c
 80004dc:	20000048 	.word	0x20000048
 80004e0:	20000050 	.word	0x20000050
 80004e4:	2000003c 	.word	0x2000003c
 80004e8:	20000040 	.word	0x20000040

080004ec <SystemClock_Config>:
}
/* USER CODE END 4 */

/* Minimal SystemClock_Config and MX_GPIO_Init (keep or replace with CubeMX versions) */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b094      	sub	sp, #80	@ 0x50
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0318 	add.w	r3, r7, #24
 80004f6:	2238      	movs	r2, #56	@ 0x38
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f004 fe04 	bl	8005108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	60da      	str	r2, [r3, #12]
 800050c:	611a      	str	r2, [r3, #16]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800050e:	2000      	movs	r0, #0
 8000510:	f000 fdd0 	bl	80010b4 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000514:	2302      	movs	r3, #2
 8000516:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800051c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800051e:	2340      	movs	r3, #64	@ 0x40
 8000520:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000522:	2302      	movs	r3, #2
 8000524:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000526:	2302      	movs	r3, #2
 8000528:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800052a:	2304      	movs	r3, #4
 800052c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800052e:	2355      	movs	r3, #85	@ 0x55
 8000530:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000532:	2302      	movs	r3, #2
 8000534:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000536:	2302      	movs	r3, #2
 8000538:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800053a:	2302      	movs	r3, #2
 800053c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 800053e:	f107 0318 	add.w	r3, r7, #24
 8000542:	4618      	mov	r0, r3
 8000544:	f000 fe6a 	bl	800121c <HAL_RCC_OscConfig>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x66>
 800054e:	f000 f869 	bl	8000624 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000552:	230f      	movs	r3, #15
 8000554:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000556:	2303      	movs	r3, #3
 8000558:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	2300      	movs	r3, #0
 800055c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) { Error_Handler(); }
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2104      	movs	r1, #4
 800056a:	4618      	mov	r0, r3
 800056c:	f001 f968 	bl	8001840 <HAL_RCC_ClockConfig>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0x8e>
 8000576:	f000 f855 	bl	8000624 <Error_Handler>
  SystemCoreClockUpdate();
 800057a:	f000 f92d 	bl	80007d8 <SystemCoreClockUpdate>
}
 800057e:	bf00      	nop
 8000580:	3750      	adds	r7, #80	@ 0x50
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
	...

08000588 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800058e:	4b1b      	ldr	r3, [pc, #108]	@ (80005fc <MX_GPIO_Init+0x74>)
 8000590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000592:	4a1a      	ldr	r2, [pc, #104]	@ (80005fc <MX_GPIO_Init+0x74>)
 8000594:	f043 0304 	orr.w	r3, r3, #4
 8000598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800059a:	4b18      	ldr	r3, [pc, #96]	@ (80005fc <MX_GPIO_Init+0x74>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	f003 0304 	and.w	r3, r3, #4
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005a6:	4b15      	ldr	r3, [pc, #84]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005aa:	4a14      	ldr	r2, [pc, #80]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005ac:	f043 0320 	orr.w	r3, r3, #32
 80005b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005b2:	4b12      	ldr	r3, [pc, #72]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	f003 0320 	and.w	r3, r3, #32
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a0e      	ldr	r2, [pc, #56]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d6:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	4a08      	ldr	r2, [pc, #32]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005dc:	f043 0302 	orr.w	r3, r3, #2
 80005e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e2:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <MX_GPIO_Init+0x74>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	683b      	ldr	r3, [r7, #0]
}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40021000 	.word	0x40021000

08000600 <HAL_TIM_PeriodElapsedCallback>:

/* HAL callback and error handler left as template */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6) { HAL_IncTick(); }
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d101      	bne.n	8000616 <HAL_TIM_PeriodElapsedCallback+0x16>
 8000612:	f000 fa55 	bl	8000ac0 <HAL_IncTick>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40001000 	.word	0x40001000

08000624 <Error_Handler>:
void Error_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	bf00      	nop
  __disable_irq();
  while (1) { }
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <Error_Handler+0x8>

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000636:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <HAL_MspInit+0x50>)
 8000638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800063a:	4a11      	ldr	r2, [pc, #68]	@ (8000680 <HAL_MspInit+0x50>)
 800063c:	f043 0301 	orr.w	r3, r3, #1
 8000640:	6613      	str	r3, [r2, #96]	@ 0x60
 8000642:	4b0f      	ldr	r3, [pc, #60]	@ (8000680 <HAL_MspInit+0x50>)
 8000644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000646:	f003 0301 	and.w	r3, r3, #1
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <HAL_MspInit+0x50>)
 8000650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000652:	4a0b      	ldr	r2, [pc, #44]	@ (8000680 <HAL_MspInit+0x50>)
 8000654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000658:	6593      	str	r3, [r2, #88]	@ 0x58
 800065a:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <HAL_MspInit+0x50>)
 800065c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800065e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000666:	2200      	movs	r2, #0
 8000668:	210f      	movs	r1, #15
 800066a:	f06f 0001 	mvn.w	r0, #1
 800066e:	f000 fafd 	bl	8000c6c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000672:	f000 fdc3 	bl	80011fc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40021000 	.word	0x40021000

08000684 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08c      	sub	sp, #48	@ 0x30
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000694:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <HAL_InitTick+0xc4>)
 8000696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000698:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <HAL_InitTick+0xc4>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6593      	str	r3, [r2, #88]	@ 0x58
 80006a0:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <HAL_InitTick+0xc4>)
 80006a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006a4:	f003 0310 	and.w	r3, r3, #16
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006ac:	f107 020c 	add.w	r2, r7, #12
 80006b0:	f107 0310 	add.w	r3, r7, #16
 80006b4:	4611      	mov	r1, r2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fa82 	bl	8001bc0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80006bc:	f001 fa6a 	bl	8001b94 <HAL_RCC_GetPCLK1Freq>
 80006c0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c4:	4a21      	ldr	r2, [pc, #132]	@ (800074c <HAL_InitTick+0xc8>)
 80006c6:	fba2 2303 	umull	r2, r3, r2, r3
 80006ca:	0c9b      	lsrs	r3, r3, #18
 80006cc:	3b01      	subs	r3, #1
 80006ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80006d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000750 <HAL_InitTick+0xcc>)
 80006d2:	4a20      	ldr	r2, [pc, #128]	@ (8000754 <HAL_InitTick+0xd0>)
 80006d4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80006d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <HAL_InitTick+0xcc>)
 80006d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80006de:	4a1c      	ldr	r2, [pc, #112]	@ (8000750 <HAL_InitTick+0xcc>)
 80006e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80006e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000750 <HAL_InitTick+0xcc>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ea:	4b19      	ldr	r3, [pc, #100]	@ (8000750 <HAL_InitTick+0xcc>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80006f0:	4817      	ldr	r0, [pc, #92]	@ (8000750 <HAL_InitTick+0xcc>)
 80006f2:	f001 fadd 	bl	8001cb0 <HAL_TIM_Base_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80006fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000700:	2b00      	cmp	r3, #0
 8000702:	d11b      	bne.n	800073c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000704:	4812      	ldr	r0, [pc, #72]	@ (8000750 <HAL_InitTick+0xcc>)
 8000706:	f001 fb35 	bl	8001d74 <HAL_TIM_Base_Start_IT>
 800070a:	4603      	mov	r3, r0
 800070c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000710:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000714:	2b00      	cmp	r3, #0
 8000716:	d111      	bne.n	800073c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000718:	2036      	movs	r0, #54	@ 0x36
 800071a:	f000 fac1 	bl	8000ca0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b0f      	cmp	r3, #15
 8000722:	d808      	bhi.n	8000736 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000724:	2200      	movs	r2, #0
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	2036      	movs	r0, #54	@ 0x36
 800072a:	f000 fa9f 	bl	8000c6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <HAL_InitTick+0xd4>)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	e002      	b.n	800073c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800073c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000740:	4618      	mov	r0, r3
 8000742:	3730      	adds	r7, #48	@ 0x30
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40021000 	.word	0x40021000
 800074c:	431bde83 	.word	0x431bde83
 8000750:	20000060 	.word	0x20000060
 8000754:	40001000 	.word	0x40001000
 8000758:	20000014 	.word	0x20000014

0800075c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <NMI_Handler+0x4>

08000764 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <HardFault_Handler+0x4>

0800076c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <MemManage_Handler+0x4>

08000774 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000778:	bf00      	nop
 800077a:	e7fd      	b.n	8000778 <BusFault_Handler+0x4>

0800077c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <UsageFault_Handler+0x4>

08000784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000796:	2000      	movs	r0, #0
 8000798:	f000 f956 	bl	8000a48 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}

080007a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80007a4:	4802      	ldr	r0, [pc, #8]	@ (80007b0 <TIM6_DAC_IRQHandler+0x10>)
 80007a6:	f001 fb55 	bl	8001e54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000060 	.word	0x20000060

080007b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <SystemInit+0x20>)
 80007ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007be:	4a05      	ldr	r2, [pc, #20]	@ (80007d4 <SystemInit+0x20>)
 80007c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	b087      	sub	sp, #28
 80007dc:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllr, pllsource, pllm;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80007de:	4b2e      	ldr	r3, [pc, #184]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 80007e0:	689b      	ldr	r3, [r3, #8]
 80007e2:	f003 030c 	and.w	r3, r3, #12
 80007e6:	2b0c      	cmp	r3, #12
 80007e8:	d00e      	beq.n	8000808 <SystemCoreClockUpdate+0x30>
 80007ea:	2b0c      	cmp	r3, #12
 80007ec:	d83e      	bhi.n	800086c <SystemCoreClockUpdate+0x94>
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	d002      	beq.n	80007f8 <SystemCoreClockUpdate+0x20>
 80007f2:	2b08      	cmp	r3, #8
 80007f4:	d004      	beq.n	8000800 <SystemCoreClockUpdate+0x28>
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
      SystemCoreClock = pllvco/pllr;
      break;

    default:
      break;
 80007f6:	e039      	b.n	800086c <SystemCoreClockUpdate+0x94>
      SystemCoreClock = HSI_VALUE;
 80007f8:	4b28      	ldr	r3, [pc, #160]	@ (800089c <SystemCoreClockUpdate+0xc4>)
 80007fa:	4a29      	ldr	r2, [pc, #164]	@ (80008a0 <SystemCoreClockUpdate+0xc8>)
 80007fc:	601a      	str	r2, [r3, #0]
      break;
 80007fe:	e036      	b.n	800086e <SystemCoreClockUpdate+0x96>
      SystemCoreClock = HSE_VALUE;
 8000800:	4b26      	ldr	r3, [pc, #152]	@ (800089c <SystemCoreClockUpdate+0xc4>)
 8000802:	4a28      	ldr	r2, [pc, #160]	@ (80008a4 <SystemCoreClockUpdate+0xcc>)
 8000804:	601a      	str	r2, [r3, #0]
      break;
 8000806:	e032      	b.n	800086e <SystemCoreClockUpdate+0x96>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000808:	4b23      	ldr	r3, [pc, #140]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	f003 0303 	and.w	r3, r3, #3
 8000810:	613b      	str	r3, [r7, #16]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 8000812:	4b21      	ldr	r3, [pc, #132]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 8000814:	68db      	ldr	r3, [r3, #12]
 8000816:	091b      	lsrs	r3, r3, #4
 8000818:	f003 030f 	and.w	r3, r3, #15
 800081c:	3301      	adds	r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
      if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 8000820:	693b      	ldr	r3, [r7, #16]
 8000822:	2b02      	cmp	r3, #2
 8000824:	d105      	bne.n	8000832 <SystemCoreClockUpdate+0x5a>
        pllvco = (HSI_VALUE / pllm);
 8000826:	4a1e      	ldr	r2, [pc, #120]	@ (80008a0 <SystemCoreClockUpdate+0xc8>)
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	fbb2 f3f3 	udiv	r3, r2, r3
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	e004      	b.n	800083c <SystemCoreClockUpdate+0x64>
        pllvco = (HSE_VALUE / pllm);
 8000832:	4a1c      	ldr	r2, [pc, #112]	@ (80008a4 <SystemCoreClockUpdate+0xcc>)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	fbb2 f3f3 	udiv	r3, r2, r3
 800083a:	617b      	str	r3, [r7, #20]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8);
 800083c:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	0a1b      	lsrs	r3, r3, #8
 8000842:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	fb02 f303 	mul.w	r3, r2, r3
 800084c:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 800084e:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 8000850:	68db      	ldr	r3, [r3, #12]
 8000852:	0e5b      	lsrs	r3, r3, #25
 8000854:	f003 0303 	and.w	r3, r3, #3
 8000858:	3301      	adds	r3, #1
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 800085e:	697a      	ldr	r2, [r7, #20]
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	fbb2 f3f3 	udiv	r3, r2, r3
 8000866:	4a0d      	ldr	r2, [pc, #52]	@ (800089c <SystemCoreClockUpdate+0xc4>)
 8000868:	6013      	str	r3, [r2, #0]
      break;
 800086a:	e000      	b.n	800086e <SystemCoreClockUpdate+0x96>
      break;
 800086c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <SystemCoreClockUpdate+0xc0>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	091b      	lsrs	r3, r3, #4
 8000874:	f003 030f 	and.w	r3, r3, #15
 8000878:	4a0b      	ldr	r2, [pc, #44]	@ (80008a8 <SystemCoreClockUpdate+0xd0>)
 800087a:	5cd3      	ldrb	r3, [r2, r3]
 800087c:	607b      	str	r3, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800087e:	4b07      	ldr	r3, [pc, #28]	@ (800089c <SystemCoreClockUpdate+0xc4>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	fa22 f303 	lsr.w	r3, r2, r3
 8000888:	4a04      	ldr	r2, [pc, #16]	@ (800089c <SystemCoreClockUpdate+0xc4>)
 800088a:	6013      	str	r3, [r2, #0]
}
 800088c:	bf00      	nop
 800088e:	371c      	adds	r7, #28
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	40021000 	.word	0x40021000
 800089c:	20000000 	.word	0x20000000
 80008a0:	00f42400 	.word	0x00f42400
 80008a4:	016e3600 	.word	0x016e3600
 80008a8:	08005244 	.word	0x08005244

080008ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008ac:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ae:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008b0:	f7ff ff80 	bl	80007b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b4:	480c      	ldr	r0, [pc, #48]	@ (80008e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80008b6:	490d      	ldr	r1, [pc, #52]	@ (80008ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80008b8:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <LoopForever+0xe>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008bc:	e002      	b.n	80008c4 <LoopCopyDataInit>

080008be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008c2:	3304      	adds	r3, #4

080008c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c8:	d3f9      	bcc.n	80008be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008cc:	4c0a      	ldr	r4, [pc, #40]	@ (80008f8 <LoopForever+0x16>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d0:	e001      	b.n	80008d6 <LoopFillZerobss>

080008d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d4:	3204      	adds	r2, #4

080008d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d8:	d3fb      	bcc.n	80008d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008da:	f004 fc1d 	bl	8005118 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008de:	f7ff fd19 	bl	8000314 <main>

080008e2 <LoopForever>:

LoopForever:
    b LoopForever
 80008e2:	e7fe      	b.n	80008e2 <LoopForever>
  ldr   r0, =_estack
 80008e4:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80008e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ec:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80008f0:	08005268 	.word	0x08005268
  ldr r2, =_sbss
 80008f4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80008f8:	20001a08 	.word	0x20001a08

080008fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008fc:	e7fe      	b.n	80008fc <ADC1_2_IRQHandler>
	...

08000900 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b088      	sub	sp, #32
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800090a:	4b16      	ldr	r3, [pc, #88]	@ (8000964 <BSP_LED_Init+0x64>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	4a15      	ldr	r2, [pc, #84]	@ (8000964 <BSP_LED_Init+0x64>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000916:	4b13      	ldr	r3, [pc, #76]	@ (8000964 <BSP_LED_Init+0x64>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000922:	2320      	movs	r3, #32
 8000924:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	2303      	movs	r3, #3
 8000930:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	4a0c      	ldr	r2, [pc, #48]	@ (8000968 <BSP_LED_Init+0x68>)
 8000936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800093a:	f107 020c 	add.w	r2, r7, #12
 800093e:	4611      	mov	r1, r2
 8000940:	4618      	mov	r0, r3
 8000942:	f000 fa1d 	bl	8000d80 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	4a07      	ldr	r2, [pc, #28]	@ (8000968 <BSP_LED_Init+0x68>)
 800094a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094e:	2120      	movs	r1, #32
 8000950:	2200      	movs	r2, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fb96 	bl	8001084 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3720      	adds	r7, #32
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40021000 	.word	0x40021000
 8000968:	20000004 	.word	0x20000004

0800096c <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b088      	sub	sp, #32
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	460a      	mov	r2, r1
 8000976:	71fb      	strb	r3, [r7, #7]
 8000978:	4613      	mov	r3, r2
 800097a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 800097c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a30 <BSP_PB_Init+0xc4>)
 800097e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000980:	4a2b      	ldr	r2, [pc, #172]	@ (8000a30 <BSP_PB_Init+0xc4>)
 8000982:	f043 0304 	orr.w	r3, r3, #4
 8000986:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000988:	4b29      	ldr	r3, [pc, #164]	@ (8000a30 <BSP_PB_Init+0xc4>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098c:	f003 0304 	and.w	r3, r3, #4
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000994:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000998:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800099a:	2302      	movs	r3, #2
 800099c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800099e:	2302      	movs	r3, #2
 80009a0:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d10c      	bne.n	80009c2 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80009a8:	2300      	movs	r3, #0
 80009aa:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	4a21      	ldr	r2, [pc, #132]	@ (8000a34 <BSP_PB_Init+0xc8>)
 80009b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009b4:	f107 020c 	add.w	r2, r7, #12
 80009b8:	4611      	mov	r1, r2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 f9e0 	bl	8000d80 <HAL_GPIO_Init>
 80009c0:	e031      	b.n	8000a26 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80009c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009c6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	4a1a      	ldr	r2, [pc, #104]	@ (8000a34 <BSP_PB_Init+0xc8>)
 80009cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d0:	f107 020c 	add.w	r2, r7, #12
 80009d4:	4611      	mov	r1, r2
 80009d6:	4618      	mov	r0, r3
 80009d8:	f000 f9d2 	bl	8000d80 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	00db      	lsls	r3, r3, #3
 80009e0:	4a15      	ldr	r2, [pc, #84]	@ (8000a38 <BSP_PB_Init+0xcc>)
 80009e2:	441a      	add	r2, r3
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	4915      	ldr	r1, [pc, #84]	@ (8000a3c <BSP_PB_Init+0xd0>)
 80009e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009ec:	4619      	mov	r1, r3
 80009ee:	4610      	mov	r0, r2
 80009f0:	f000 f981 	bl	8000cf6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	4a0f      	ldr	r2, [pc, #60]	@ (8000a38 <BSP_PB_Init+0xcc>)
 80009fa:	1898      	adds	r0, r3, r2
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	4a10      	ldr	r2, [pc, #64]	@ (8000a40 <BSP_PB_Init+0xd4>)
 8000a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a04:	461a      	mov	r2, r3
 8000a06:	2100      	movs	r1, #0
 8000a08:	f000 f958 	bl	8000cbc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000a0c:	2028      	movs	r0, #40	@ 0x28
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4a0c      	ldr	r2, [pc, #48]	@ (8000a44 <BSP_PB_Init+0xd8>)
 8000a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a16:	2200      	movs	r2, #0
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f000 f927 	bl	8000c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000a1e:	2328      	movs	r3, #40	@ 0x28
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 f93d 	bl	8000ca0 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3720      	adds	r7, #32
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40021000 	.word	0x40021000
 8000a34:	20000008 	.word	0x20000008
 8000a38:	200000ac 	.word	0x200000ac
 8000a3c:	0800525c 	.word	0x0800525c
 8000a40:	2000000c 	.word	0x2000000c
 8000a44:	20000010 	.word	0x20000010

08000a48 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	00db      	lsls	r3, r3, #3
 8000a56:	4a04      	ldr	r2, [pc, #16]	@ (8000a68 <BSP_PB_IRQHandler+0x20>)
 8000a58:	4413      	add	r3, r2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 f960 	bl	8000d20 <HAL_EXTI_IRQHandler>
}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200000ac 	.word	0x200000ac

08000a6c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000a86:	2000      	movs	r0, #0
 8000a88:	f7ff fff0 	bl	8000a6c <BSP_PB_Callback>
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a9a:	2003      	movs	r0, #3
 8000a9c:	f000 f8db 	bl	8000c56 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aa0:	200f      	movs	r0, #15
 8000aa2:	f7ff fdef 	bl	8000684 <HAL_InitTick>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d002      	beq.n	8000ab2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	71fb      	strb	r3, [r7, #7]
 8000ab0:	e001      	b.n	8000ab6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ab2:	f7ff fdbd 	bl	8000630 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]

}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_IncTick+0x1c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_IncTick+0x20>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a03      	ldr	r2, [pc, #12]	@ (8000adc <HAL_IncTick+0x1c>)
 8000ad0:	6013      	str	r3, [r2, #0]
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	200000b4 	.word	0x200000b4
 8000ae0:	20000018 	.word	0x20000018

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b03      	ldr	r3, [pc, #12]	@ (8000af8 <HAL_GetTick+0x14>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	200000b4 	.word	0x200000b4

08000afc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b12:	68ba      	ldr	r2, [r7, #8]
 8000b14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b2e:	4a04      	ldr	r2, [pc, #16]	@ (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	60d3      	str	r3, [r2, #12]
}
 8000b34:	bf00      	nop
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b48:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <__NVIC_GetPriorityGrouping+0x18>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	0a1b      	lsrs	r3, r3, #8
 8000b4e:	f003 0307 	and.w	r3, r3, #7
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	db0b      	blt.n	8000b8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	f003 021f 	and.w	r2, r3, #31
 8000b78:	4907      	ldr	r1, [pc, #28]	@ (8000b98 <__NVIC_EnableIRQ+0x38>)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	095b      	lsrs	r3, r3, #5
 8000b80:	2001      	movs	r0, #1
 8000b82:	fa00 f202 	lsl.w	r2, r0, r2
 8000b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	e000e100 	.word	0xe000e100

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	@ (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	@ (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b089      	sub	sp, #36	@ 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f1c3 0307 	rsb	r3, r3, #7
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	bf28      	it	cs
 8000c0e:	2304      	movcs	r3, #4
 8000c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3304      	adds	r3, #4
 8000c16:	2b06      	cmp	r3, #6
 8000c18:	d902      	bls.n	8000c20 <NVIC_EncodePriority+0x30>
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	e000      	b.n	8000c22 <NVIC_EncodePriority+0x32>
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	43d9      	mvns	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	4313      	orrs	r3, r2
         );
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3724      	adds	r7, #36	@ 0x24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff ff4c 	bl	8000afc <__NVIC_SetPriorityGrouping>
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
 8000c78:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c7a:	f7ff ff63 	bl	8000b44 <__NVIC_GetPriorityGrouping>
 8000c7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	68b9      	ldr	r1, [r7, #8]
 8000c84:	6978      	ldr	r0, [r7, #20]
 8000c86:	f7ff ffb3 	bl	8000bf0 <NVIC_EncodePriority>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff82 	bl	8000b9c <__NVIC_SetPriority>
}
 8000c98:	bf00      	nop
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff56 	bl	8000b60 <__NVIC_EnableIRQ>
}
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b087      	sub	sp, #28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	607a      	str	r2, [r7, #4]
 8000cc8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8000cce:	7afb      	ldrb	r3, [r7, #11]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d103      	bne.n	8000cdc <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	605a      	str	r2, [r3, #4]
      break;
 8000cda:	e005      	b.n	8000ce8 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	75fb      	strb	r3, [r7, #23]
      break;
 8000ce6:	bf00      	nop
  }

  return status;
 8000ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	371c      	adds	r7, #28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d101      	bne.n	8000d0a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e003      	b.n	8000d12 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000d10:	2300      	movs	r3, #0
  }
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
	...

08000d20 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 031f 	and.w	r3, r3, #31
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	015a      	lsls	r2, r3, #5
 8000d48:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <HAL_EXTI_IRQHandler+0x5c>)
 8000d4a:	4413      	add	r3, r2
 8000d4c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	4013      	ands	r3, r2
 8000d56:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d009      	beq.n	8000d72 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	4798      	blx	r3
    }
  }
}
 8000d72:	bf00      	nop
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40010414 	.word	0x40010414

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d8e:	e15a      	b.n	8001046 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 814c 	beq.w	8001040 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 0201 	and.w	r2, r3, #1
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d017      	beq.n	8000e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d123      	bne.n	8000eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	6939      	ldr	r1, [r7, #16]
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0203 	and.w	r2, r3, #3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 80a6 	beq.w	8001040 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f00:	4b58      	ldr	r3, [pc, #352]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f0c:	4a56      	ldr	r2, [pc, #344]	@ (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f36:	d01f      	beq.n	8000f78 <HAL_GPIO_Init+0x1f8>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800106c <HAL_GPIO_Init+0x2ec>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d019      	beq.n	8000f74 <HAL_GPIO_Init+0x1f4>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a4b      	ldr	r2, [pc, #300]	@ (8001070 <HAL_GPIO_Init+0x2f0>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d013      	beq.n	8000f70 <HAL_GPIO_Init+0x1f0>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8001074 <HAL_GPIO_Init+0x2f4>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d00d      	beq.n	8000f6c <HAL_GPIO_Init+0x1ec>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a49      	ldr	r2, [pc, #292]	@ (8001078 <HAL_GPIO_Init+0x2f8>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d007      	beq.n	8000f68 <HAL_GPIO_Init+0x1e8>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a48      	ldr	r2, [pc, #288]	@ (800107c <HAL_GPIO_Init+0x2fc>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d101      	bne.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f60:	2305      	movs	r3, #5
 8000f62:	e00a      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f64:	2306      	movs	r3, #6
 8000f66:	e008      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f68:	2304      	movs	r3, #4
 8000f6a:	e006      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e004      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f70:	2302      	movs	r3, #2
 8000f72:	e002      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	f002 0203 	and.w	r2, r2, #3
 8000f80:	0092      	lsls	r2, r2, #2
 8000f82:	4093      	lsls	r3, r2
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f8a:	4937      	ldr	r1, [pc, #220]	@ (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	089b      	lsrs	r3, r3, #2
 8000f90:	3302      	adds	r3, #2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f98:	4b39      	ldr	r3, [pc, #228]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d003      	beq.n	8000fbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fbc:	4a30      	ldr	r2, [pc, #192]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fe6:	4a26      	ldr	r2, [pc, #152]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000fec:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d003      	beq.n	8001010 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001010:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	43db      	mvns	r3, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4013      	ands	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	4313      	orrs	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800103a:	4a11      	ldr	r2, [pc, #68]	@ (8001080 <HAL_GPIO_Init+0x300>)
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3301      	adds	r3, #1
 8001044:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	fa22 f303 	lsr.w	r3, r2, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	f47f ae9d 	bne.w	8000d90 <HAL_GPIO_Init+0x10>
  }
}
 8001056:	bf00      	nop
 8001058:	bf00      	nop
 800105a:	371c      	adds	r7, #28
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40021000 	.word	0x40021000
 8001068:	40010000 	.word	0x40010000
 800106c:	48000400 	.word	0x48000400
 8001070:	48000800 	.word	0x48000800
 8001074:	48000c00 	.word	0x48000c00
 8001078:	48001000 	.word	0x48001000
 800107c:	48001400 	.word	0x48001400
 8001080:	40010400 	.word	0x40010400

08001084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
 8001090:	4613      	mov	r3, r2
 8001092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001094:	787b      	ldrb	r3, [r7, #1]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800109a:	887a      	ldrh	r2, [r7, #2]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a0:	e002      	b.n	80010a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d141      	bne.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010c2:	4b4b      	ldr	r3, [pc, #300]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010ce:	d131      	bne.n	8001134 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010d0:	4b47      	ldr	r3, [pc, #284]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010d6:	4a46      	ldr	r2, [pc, #280]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e0:	4b43      	ldr	r3, [pc, #268]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80010e8:	4a41      	ldr	r2, [pc, #260]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010f0:	4b40      	ldr	r3, [pc, #256]	@ (80011f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2232      	movs	r2, #50	@ 0x32
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	4a3f      	ldr	r2, [pc, #252]	@ (80011f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80010fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001100:	0c9b      	lsrs	r3, r3, #18
 8001102:	3301      	adds	r3, #1
 8001104:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001106:	e002      	b.n	800110e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	3b01      	subs	r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800110e:	4b38      	ldr	r3, [pc, #224]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800111a:	d102      	bne.n	8001122 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d1f2      	bne.n	8001108 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001122:	4b33      	ldr	r3, [pc, #204]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800112a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800112e:	d158      	bne.n	80011e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e057      	b.n	80011e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001134:	4b2e      	ldr	r3, [pc, #184]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800113a:	4a2d      	ldr	r2, [pc, #180]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800113c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001140:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001144:	e04d      	b.n	80011e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800114c:	d141      	bne.n	80011d2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800114e:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800115a:	d131      	bne.n	80011c0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800115c:	4b24      	ldr	r3, [pc, #144]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001162:	4a23      	ldr	r2, [pc, #140]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001168:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800116c:	4b20      	ldr	r3, [pc, #128]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001174:	4a1e      	ldr	r2, [pc, #120]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001176:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800117a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2232      	movs	r2, #50	@ 0x32
 8001182:	fb02 f303 	mul.w	r3, r2, r3
 8001186:	4a1c      	ldr	r2, [pc, #112]	@ (80011f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001188:	fba2 2303 	umull	r2, r3, r2, r3
 800118c:	0c9b      	lsrs	r3, r3, #18
 800118e:	3301      	adds	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001192:	e002      	b.n	800119a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3b01      	subs	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011a6:	d102      	bne.n	80011ae <HAL_PWREx_ControlVoltageScaling+0xfa>
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f2      	bne.n	8001194 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011ba:	d112      	bne.n	80011e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e011      	b.n	80011e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011c6:	4a0a      	ldr	r2, [pc, #40]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80011d0:	e007      	b.n	80011e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011da:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	40007000 	.word	0x40007000
 80011f4:	20000000 	.word	0x20000000
 80011f8:	431bde83 	.word	0x431bde83

080011fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	4a04      	ldr	r2, [pc, #16]	@ (8001218 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001206:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800120a:	6093      	str	r3, [r2, #8]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40007000 	.word	0x40007000

0800121c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e2fe      	b.n	800182c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d075      	beq.n	8001326 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800123a:	4b97      	ldr	r3, [pc, #604]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
 8001242:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001244:	4b94      	ldr	r3, [pc, #592]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f003 0303 	and.w	r3, r3, #3
 800124c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	2b0c      	cmp	r3, #12
 8001252:	d102      	bne.n	800125a <HAL_RCC_OscConfig+0x3e>
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2b03      	cmp	r3, #3
 8001258:	d002      	beq.n	8001260 <HAL_RCC_OscConfig+0x44>
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	2b08      	cmp	r3, #8
 800125e:	d10b      	bne.n	8001278 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001260:	4b8d      	ldr	r3, [pc, #564]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d05b      	beq.n	8001324 <HAL_RCC_OscConfig+0x108>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d157      	bne.n	8001324 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e2d9      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001280:	d106      	bne.n	8001290 <HAL_RCC_OscConfig+0x74>
 8001282:	4b85      	ldr	r3, [pc, #532]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a84      	ldr	r2, [pc, #528]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800128c:	6013      	str	r3, [r2, #0]
 800128e:	e01d      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001298:	d10c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x98>
 800129a:	4b7f      	ldr	r3, [pc, #508]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a7e      	ldr	r2, [pc, #504]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	4b7c      	ldr	r3, [pc, #496]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a7b      	ldr	r2, [pc, #492]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e00b      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 80012b4:	4b78      	ldr	r3, [pc, #480]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a77      	ldr	r2, [pc, #476]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b75      	ldr	r3, [pc, #468]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a74      	ldr	r2, [pc, #464]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d013      	beq.n	80012fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d4:	f7ff fc06 	bl	8000ae4 <HAL_GetTick>
 80012d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012da:	e008      	b.n	80012ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012dc:	f7ff fc02 	bl	8000ae4 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b64      	cmp	r3, #100	@ 0x64
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e29e      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ee:	4b6a      	ldr	r3, [pc, #424]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0f0      	beq.n	80012dc <HAL_RCC_OscConfig+0xc0>
 80012fa:	e014      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fc:	f7ff fbf2 	bl	8000ae4 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fbee 	bl	8000ae4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	@ 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e28a      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001316:	4b60      	ldr	r3, [pc, #384]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f0      	bne.n	8001304 <HAL_RCC_OscConfig+0xe8>
 8001322:	e000      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d075      	beq.n	800141e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001332:	4b59      	ldr	r3, [pc, #356]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
 800133a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800133c:	4b56      	ldr	r3, [pc, #344]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	f003 0303 	and.w	r3, r3, #3
 8001344:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	2b0c      	cmp	r3, #12
 800134a:	d102      	bne.n	8001352 <HAL_RCC_OscConfig+0x136>
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d002      	beq.n	8001358 <HAL_RCC_OscConfig+0x13c>
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	2b04      	cmp	r3, #4
 8001356:	d11f      	bne.n	8001398 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001358:	4b4f      	ldr	r3, [pc, #316]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001360:	2b00      	cmp	r3, #0
 8001362:	d005      	beq.n	8001370 <HAL_RCC_OscConfig+0x154>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e25d      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b49      	ldr	r3, [pc, #292]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	061b      	lsls	r3, r3, #24
 800137e:	4946      	ldr	r1, [pc, #280]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001380:	4313      	orrs	r3, r2
 8001382:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001384:	4b45      	ldr	r3, [pc, #276]	@ (800149c <HAL_RCC_OscConfig+0x280>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f97b 	bl	8000684 <HAL_InitTick>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d043      	beq.n	800141c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e249      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d023      	beq.n	80013e8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ac:	f7ff fb9a 	bl	8000ae4 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013b4:	f7ff fb96 	bl	8000ae4 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e232      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013c6:	4b34      	ldr	r3, [pc, #208]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d0f0      	beq.n	80013b4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d2:	4b31      	ldr	r3, [pc, #196]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	061b      	lsls	r3, r3, #24
 80013e0:	492d      	ldr	r1, [pc, #180]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	604b      	str	r3, [r1, #4]
 80013e6:	e01a      	b.n	800141e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a2a      	ldr	r2, [pc, #168]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 80013ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fb76 	bl	8000ae4 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fc:	f7ff fb72 	bl	8000ae4 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e20e      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800140e:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x1e0>
 800141a:	e000      	b.n	800141e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800141c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	2b00      	cmp	r3, #0
 8001428:	d041      	beq.n	80014ae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d01c      	beq.n	800146c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001432:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001434:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001438:	4a17      	ldr	r2, [pc, #92]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001442:	f7ff fb4f 	bl	8000ae4 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144a:	f7ff fb4b 	bl	8000ae4 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e1e7      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800145c:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800145e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d0ef      	beq.n	800144a <HAL_RCC_OscConfig+0x22e>
 800146a:	e020      	b.n	80014ae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800146c:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 800146e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001472:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <HAL_RCC_OscConfig+0x27c>)
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147c:	f7ff fb32 	bl	8000ae4 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001482:	e00d      	b.n	80014a0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001484:	f7ff fb2e 	bl	8000ae4 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d906      	bls.n	80014a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e1ca      	b.n	800182c <HAL_RCC_OscConfig+0x610>
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000
 800149c:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a0:	4b8c      	ldr	r3, [pc, #560]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80014a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1ea      	bne.n	8001484 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f000 80a6 	beq.w	8001608 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014c0:	4b84      	ldr	r3, [pc, #528]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <HAL_RCC_OscConfig+0x2b4>
 80014cc:	2301      	movs	r3, #1
 80014ce:	e000      	b.n	80014d2 <HAL_RCC_OscConfig+0x2b6>
 80014d0:	2300      	movs	r3, #0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00d      	beq.n	80014f2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d6:	4b7f      	ldr	r3, [pc, #508]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	4a7e      	ldr	r2, [pc, #504]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e2:	4b7c      	ldr	r3, [pc, #496]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014ee:	2301      	movs	r3, #1
 80014f0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014f2:	4b79      	ldr	r3, [pc, #484]	@ (80016d8 <HAL_RCC_OscConfig+0x4bc>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d118      	bne.n	8001530 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014fe:	4b76      	ldr	r3, [pc, #472]	@ (80016d8 <HAL_RCC_OscConfig+0x4bc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a75      	ldr	r2, [pc, #468]	@ (80016d8 <HAL_RCC_OscConfig+0x4bc>)
 8001504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800150a:	f7ff faeb 	bl	8000ae4 <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001512:	f7ff fae7 	bl	8000ae4 <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e183      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001524:	4b6c      	ldr	r3, [pc, #432]	@ (80016d8 <HAL_RCC_OscConfig+0x4bc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0f0      	beq.n	8001512 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d108      	bne.n	800154a <HAL_RCC_OscConfig+0x32e>
 8001538:	4b66      	ldr	r3, [pc, #408]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800153a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800153e:	4a65      	ldr	r2, [pc, #404]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001548:	e024      	b.n	8001594 <HAL_RCC_OscConfig+0x378>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b05      	cmp	r3, #5
 8001550:	d110      	bne.n	8001574 <HAL_RCC_OscConfig+0x358>
 8001552:	4b60      	ldr	r3, [pc, #384]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001558:	4a5e      	ldr	r2, [pc, #376]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001562:	4b5c      	ldr	r3, [pc, #368]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001568:	4a5a      	ldr	r2, [pc, #360]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001572:	e00f      	b.n	8001594 <HAL_RCC_OscConfig+0x378>
 8001574:	4b57      	ldr	r3, [pc, #348]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800157a:	4a56      	ldr	r2, [pc, #344]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001584:	4b53      	ldr	r3, [pc, #332]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800158a:	4a52      	ldr	r2, [pc, #328]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800158c:	f023 0304 	bic.w	r3, r3, #4
 8001590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d016      	beq.n	80015ca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800159c:	f7ff faa2 	bl	8000ae4 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a2:	e00a      	b.n	80015ba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a4:	f7ff fa9e 	bl	8000ae4 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e138      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ba:	4b46      	ldr	r3, [pc, #280]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80015bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0ed      	beq.n	80015a4 <HAL_RCC_OscConfig+0x388>
 80015c8:	e015      	b.n	80015f6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ca:	f7ff fa8b 	bl	8000ae4 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015d0:	e00a      	b.n	80015e8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d2:	f7ff fa87 	bl	8000ae4 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e121      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015e8:	4b3a      	ldr	r3, [pc, #232]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80015ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1ed      	bne.n	80015d2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015f6:	7ffb      	ldrb	r3, [r7, #31]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d105      	bne.n	8001608 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015fc:	4b35      	ldr	r3, [pc, #212]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80015fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001600:	4a34      	ldr	r2, [pc, #208]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001602:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001606:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0320 	and.w	r3, r3, #32
 8001610:	2b00      	cmp	r3, #0
 8001612:	d03c      	beq.n	800168e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d01c      	beq.n	8001656 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800161c:	4b2d      	ldr	r3, [pc, #180]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800161e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001622:	4a2c      	ldr	r2, [pc, #176]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800162c:	f7ff fa5a 	bl	8000ae4 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001634:	f7ff fa56 	bl	8000ae4 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e0f2      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001646:	4b23      	ldr	r3, [pc, #140]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001648:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800164c:	f003 0302 	and.w	r3, r3, #2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0ef      	beq.n	8001634 <HAL_RCC_OscConfig+0x418>
 8001654:	e01b      	b.n	800168e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001656:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001658:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800165c:	4a1d      	ldr	r2, [pc, #116]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800165e:	f023 0301 	bic.w	r3, r3, #1
 8001662:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001666:	f7ff fa3d 	bl	8000ae4 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800166e:	f7ff fa39 	bl	8000ae4 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e0d5      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 8001682:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1ef      	bne.n	800166e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 80c9 	beq.w	800182a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001698:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b0c      	cmp	r3, #12
 80016a2:	f000 8083 	beq.w	80017ac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d15e      	bne.n	800176c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a08      	ldr	r2, [pc, #32]	@ (80016d4 <HAL_RCC_OscConfig+0x4b8>)
 80016b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ba:	f7ff fa13 	bl	8000ae4 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016c0:	e00c      	b.n	80016dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c2:	f7ff fa0f 	bl	8000ae4 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d905      	bls.n	80016dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e0ab      	b.n	800182c <HAL_RCC_OscConfig+0x610>
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016dc:	4b55      	ldr	r3, [pc, #340]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1ec      	bne.n	80016c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e8:	4b52      	ldr	r3, [pc, #328]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	4b52      	ldr	r3, [pc, #328]	@ (8001838 <HAL_RCC_OscConfig+0x61c>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6a11      	ldr	r1, [r2, #32]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016f8:	3a01      	subs	r2, #1
 80016fa:	0112      	lsls	r2, r2, #4
 80016fc:	4311      	orrs	r1, r2
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001702:	0212      	lsls	r2, r2, #8
 8001704:	4311      	orrs	r1, r2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800170a:	0852      	lsrs	r2, r2, #1
 800170c:	3a01      	subs	r2, #1
 800170e:	0552      	lsls	r2, r2, #21
 8001710:	4311      	orrs	r1, r2
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001716:	0852      	lsrs	r2, r2, #1
 8001718:	3a01      	subs	r2, #1
 800171a:	0652      	lsls	r2, r2, #25
 800171c:	4311      	orrs	r1, r2
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001722:	06d2      	lsls	r2, r2, #27
 8001724:	430a      	orrs	r2, r1
 8001726:	4943      	ldr	r1, [pc, #268]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 8001728:	4313      	orrs	r3, r2
 800172a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800172c:	4b41      	ldr	r3, [pc, #260]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a40      	ldr	r2, [pc, #256]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 8001732:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001736:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001738:	4b3e      	ldr	r3, [pc, #248]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	4a3d      	ldr	r2, [pc, #244]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 800173e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001742:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001744:	f7ff f9ce 	bl	8000ae4 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174c:	f7ff f9ca 	bl	8000ae4 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e066      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800175e:	4b35      	ldr	r3, [pc, #212]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <HAL_RCC_OscConfig+0x530>
 800176a:	e05e      	b.n	800182a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176c:	4b31      	ldr	r3, [pc, #196]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a30      	ldr	r2, [pc, #192]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 8001772:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff f9b4 	bl	8000ae4 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001780:	f7ff f9b0 	bl	8000ae4 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e04c      	b.n	800182c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001792:	4b28      	ldr	r3, [pc, #160]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800179e:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	4924      	ldr	r1, [pc, #144]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 80017a4:	4b25      	ldr	r3, [pc, #148]	@ (800183c <HAL_RCC_OscConfig+0x620>)
 80017a6:	4013      	ands	r3, r2
 80017a8:	60cb      	str	r3, [r1, #12]
 80017aa:	e03e      	b.n	800182a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d101      	bne.n	80017b8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e039      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80017b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001834 <HAL_RCC_OscConfig+0x618>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f003 0203 	and.w	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d12c      	bne.n	8001826 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d6:	3b01      	subs	r3, #1
 80017d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d123      	bne.n	8001826 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d11b      	bne.n	8001826 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d113      	bne.n	8001826 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001808:	085b      	lsrs	r3, r3, #1
 800180a:	3b01      	subs	r3, #1
 800180c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800180e:	429a      	cmp	r2, r3
 8001810:	d109      	bne.n	8001826 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800181c:	085b      	lsrs	r3, r3, #1
 800181e:	3b01      	subs	r3, #1
 8001820:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d001      	beq.n	800182a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3720      	adds	r7, #32
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40021000 	.word	0x40021000
 8001838:	019f800c 	.word	0x019f800c
 800183c:	feeefffc 	.word	0xfeeefffc

08001840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e11e      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001858:	4b91      	ldr	r3, [pc, #580]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 030f 	and.w	r3, r3, #15
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d910      	bls.n	8001888 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001866:	4b8e      	ldr	r3, [pc, #568]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f023 020f 	bic.w	r2, r3, #15
 800186e:	498c      	ldr	r1, [pc, #560]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b8a      	ldr	r3, [pc, #552]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e106      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	2b00      	cmp	r3, #0
 8001892:	d073      	beq.n	800197c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b03      	cmp	r3, #3
 800189a:	d129      	bne.n	80018f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800189c:	4b81      	ldr	r3, [pc, #516]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e0f4      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80018ac:	f000 f9ba 	bl	8001c24 <RCC_GetSysClockFreqFromPLLSource>
 80018b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4a7c      	ldr	r2, [pc, #496]	@ (8001aa8 <HAL_RCC_ClockConfig+0x268>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d93f      	bls.n	800193a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018ba:	4b7a      	ldr	r3, [pc, #488]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d009      	beq.n	80018da <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d033      	beq.n	800193a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d12f      	bne.n	800193a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018da:	4b72      	ldr	r3, [pc, #456]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80018e2:	4a70      	ldr	r2, [pc, #448]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80018e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	e024      	b.n	800193a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d107      	bne.n	8001908 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018f8:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d109      	bne.n	8001918 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e0c6      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001908:	4b66      	ldr	r3, [pc, #408]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e0be      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001918:	f000 f8ce 	bl	8001ab8 <HAL_RCC_GetSysClockFreq>
 800191c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	4a61      	ldr	r2, [pc, #388]	@ (8001aa8 <HAL_RCC_ClockConfig+0x268>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d909      	bls.n	800193a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001926:	4b5f      	ldr	r3, [pc, #380]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800192e:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001934:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001936:	2380      	movs	r3, #128	@ 0x80
 8001938:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800193a:	4b5a      	ldr	r3, [pc, #360]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f023 0203 	bic.w	r2, r3, #3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	4957      	ldr	r1, [pc, #348]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001948:	4313      	orrs	r3, r2
 800194a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800194c:	f7ff f8ca 	bl	8000ae4 <HAL_GetTick>
 8001950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001952:	e00a      	b.n	800196a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001954:	f7ff f8c6 	bl	8000ae4 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001962:	4293      	cmp	r3, r2
 8001964:	d901      	bls.n	800196a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e095      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800196a:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 020c 	and.w	r2, r3, #12
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	429a      	cmp	r2, r3
 800197a:	d1eb      	bne.n	8001954 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d023      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	2b00      	cmp	r3, #0
 8001992:	d005      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001994:	4b43      	ldr	r3, [pc, #268]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4a42      	ldr	r2, [pc, #264]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 800199a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800199e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d007      	beq.n	80019bc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80019ac:	4b3d      	ldr	r3, [pc, #244]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80019b4:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019bc:	4b39      	ldr	r3, [pc, #228]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4936      	ldr	r1, [pc, #216]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	608b      	str	r3, [r1, #8]
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	2b80      	cmp	r3, #128	@ 0x80
 80019d4:	d105      	bne.n	80019e2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80019d6:	4b33      	ldr	r3, [pc, #204]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	4a32      	ldr	r2, [pc, #200]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 80019dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019e0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019e2:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d21d      	bcs.n	8001a2c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f0:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f023 020f 	bic.w	r2, r3, #15
 80019f8:	4929      	ldr	r1, [pc, #164]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a00:	f7ff f870 	bl	8000ae4 <HAL_GetTick>
 8001a04:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a06:	e00a      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a08:	f7ff f86c 	bl	8000ae4 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e03b      	b.n	8001a96 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1e:	4b20      	ldr	r3, [pc, #128]	@ (8001aa0 <HAL_RCC_ClockConfig+0x260>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d1ed      	bne.n	8001a08 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d008      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a38:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	4917      	ldr	r1, [pc, #92]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d009      	beq.n	8001a6a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a56:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	490f      	ldr	r1, [pc, #60]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a6a:	f000 f825 	bl	8001ab8 <HAL_RCC_GetSysClockFreq>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <HAL_RCC_ClockConfig+0x264>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	091b      	lsrs	r3, r3, #4
 8001a76:	f003 030f 	and.w	r3, r3, #15
 8001a7a:	490c      	ldr	r1, [pc, #48]	@ (8001aac <HAL_RCC_ClockConfig+0x26c>)
 8001a7c:	5ccb      	ldrb	r3, [r1, r3]
 8001a7e:	f003 031f 	and.w	r3, r3, #31
 8001a82:	fa22 f303 	lsr.w	r3, r2, r3
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <HAL_RCC_ClockConfig+0x270>)
 8001a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_RCC_ClockConfig+0x274>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fdf8 	bl	8000684 <HAL_InitTick>
 8001a94:	4603      	mov	r3, r0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3718      	adds	r7, #24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40022000 	.word	0x40022000
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	04c4b400 	.word	0x04c4b400
 8001aac:	08005244 	.word	0x08005244
 8001ab0:	20000000 	.word	0x20000000
 8001ab4:	20000014 	.word	0x20000014

08001ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b087      	sub	sp, #28
 8001abc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001abe:	4b2c      	ldr	r3, [pc, #176]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d102      	bne.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001aca:	4b2a      	ldr	r3, [pc, #168]	@ (8001b74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	e047      	b.n	8001b60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001ad0:	4b27      	ldr	r3, [pc, #156]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f003 030c 	and.w	r3, r3, #12
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d102      	bne.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001adc:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	e03e      	b.n	8001b60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001ae2:	4b23      	ldr	r3, [pc, #140]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 030c 	and.w	r3, r3, #12
 8001aea:	2b0c      	cmp	r3, #12
 8001aec:	d136      	bne.n	8001b5c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aee:	4b20      	ldr	r3, [pc, #128]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001af8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	3301      	adds	r3, #1
 8001b04:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d10c      	bne.n	8001b26 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8001b78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b14:	4a16      	ldr	r2, [pc, #88]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b16:	68d2      	ldr	r2, [r2, #12]
 8001b18:	0a12      	lsrs	r2, r2, #8
 8001b1a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b1e:	fb02 f303 	mul.w	r3, r2, r3
 8001b22:	617b      	str	r3, [r7, #20]
      break;
 8001b24:	e00c      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b26:	4a13      	ldr	r2, [pc, #76]	@ (8001b74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2e:	4a10      	ldr	r2, [pc, #64]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b30:	68d2      	ldr	r2, [r2, #12]
 8001b32:	0a12      	lsrs	r2, r2, #8
 8001b34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b38:	fb02 f303 	mul.w	r3, r2, r3
 8001b3c:	617b      	str	r3, [r7, #20]
      break;
 8001b3e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b40:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	0e5b      	lsrs	r3, r3, #25
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	e001      	b.n	8001b60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b60:	693b      	ldr	r3, [r7, #16]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	371c      	adds	r7, #28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000
 8001b74:	00f42400 	.word	0x00f42400
 8001b78:	016e3600 	.word	0x016e3600

08001b7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b80:	4b03      	ldr	r3, [pc, #12]	@ (8001b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	20000000 	.word	0x20000000

08001b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b98:	f7ff fff0 	bl	8001b7c <HAL_RCC_GetHCLKFreq>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	0a1b      	lsrs	r3, r3, #8
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	4904      	ldr	r1, [pc, #16]	@ (8001bbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001baa:	5ccb      	ldrb	r3, [r1, r3]
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	08005254 	.word	0x08005254

08001bc0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	220f      	movs	r2, #15
 8001bce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001bd0:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <HAL_RCC_GetClockConfig+0x5c>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 0203 	and.w	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <HAL_RCC_GetClockConfig+0x5c>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001be8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <HAL_RCC_GetClockConfig+0x5c>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001bf4:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <HAL_RCC_GetClockConfig+0x5c>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	08db      	lsrs	r3, r3, #3
 8001bfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001c02:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <HAL_RCC_GetClockConfig+0x60>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 020f 	and.w	r2, r3, #15
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	601a      	str	r2, [r3, #0]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40022000 	.word	0x40022000

08001c24 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	091b      	lsrs	r3, r3, #4
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	3301      	adds	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	2b03      	cmp	r3, #3
 8001c46:	d10c      	bne.n	8001c62 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c48:	4a17      	ldr	r2, [pc, #92]	@ (8001ca8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c50:	4a14      	ldr	r2, [pc, #80]	@ (8001ca4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c52:	68d2      	ldr	r2, [r2, #12]
 8001c54:	0a12      	lsrs	r2, r2, #8
 8001c56:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c5a:	fb02 f303 	mul.w	r3, r2, r3
 8001c5e:	617b      	str	r3, [r7, #20]
    break;
 8001c60:	e00c      	b.n	8001c7c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c6c:	68d2      	ldr	r2, [r2, #12]
 8001c6e:	0a12      	lsrs	r2, r2, #8
 8001c70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c74:	fb02 f303 	mul.w	r3, r2, r3
 8001c78:	617b      	str	r3, [r7, #20]
    break;
 8001c7a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	0e5b      	lsrs	r3, r3, #25
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	3301      	adds	r3, #1
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c94:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c96:	687b      	ldr	r3, [r7, #4]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	371c      	adds	r7, #28
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	016e3600 	.word	0x016e3600
 8001cac:	00f42400 	.word	0x00f42400

08001cb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e049      	b.n	8001d56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d106      	bne.n	8001cdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f841 	bl	8001d5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2202      	movs	r2, #2
 8001ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3304      	adds	r3, #4
 8001cec:	4619      	mov	r1, r3
 8001cee:	4610      	mov	r0, r2
 8001cf0:	f000 fa28 	bl	8002144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d001      	beq.n	8001d8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e04f      	b.n	8001e2c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2202      	movs	r2, #2
 8001d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 0201 	orr.w	r2, r2, #1
 8001da2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a23      	ldr	r2, [pc, #140]	@ (8001e38 <HAL_TIM_Base_Start_IT+0xc4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01d      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001db6:	d018      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8001e3c <HAL_TIM_Base_Start_IT+0xc8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e40 <HAL_TIM_Base_Start_IT+0xcc>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00e      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e44 <HAL_TIM_Base_Start_IT+0xd0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d009      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1b      	ldr	r2, [pc, #108]	@ (8001e48 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d004      	beq.n	8001dea <HAL_TIM_Base_Start_IT+0x76>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	@ (8001e4c <HAL_TIM_Base_Start_IT+0xd8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d115      	bne.n	8001e16 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	4b17      	ldr	r3, [pc, #92]	@ (8001e50 <HAL_TIM_Base_Start_IT+0xdc>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2b06      	cmp	r3, #6
 8001dfa:	d015      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0xb4>
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e02:	d011      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f042 0201 	orr.w	r2, r2, #1
 8001e12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e14:	e008      	b.n	8001e28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f042 0201 	orr.w	r2, r2, #1
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	e000      	b.n	8001e2a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	40012c00 	.word	0x40012c00
 8001e3c:	40000400 	.word	0x40000400
 8001e40:	40000800 	.word	0x40000800
 8001e44:	40013400 	.word	0x40013400
 8001e48:	40014000 	.word	0x40014000
 8001e4c:	40015000 	.word	0x40015000
 8001e50:	00010007 	.word	0x00010007

08001e54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d020      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d01b      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f06f 0202 	mvn.w	r2, #2
 8001e88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f931 	bl	8002106 <HAL_TIM_IC_CaptureCallback>
 8001ea4:	e005      	b.n	8001eb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f923 	bl	80020f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f934 	bl	800211a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d020      	beq.n	8001f04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01b      	beq.n	8001f04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0204 	mvn.w	r2, #4
 8001ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2202      	movs	r2, #2
 8001eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f90b 	bl	8002106 <HAL_TIM_IC_CaptureCallback>
 8001ef0:	e005      	b.n	8001efe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f8fd 	bl	80020f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f90e 	bl	800211a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d020      	beq.n	8001f50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d01b      	beq.n	8001f50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f06f 0208 	mvn.w	r2, #8
 8001f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2204      	movs	r2, #4
 8001f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	f003 0303 	and.w	r3, r3, #3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f8e5 	bl	8002106 <HAL_TIM_IC_CaptureCallback>
 8001f3c:	e005      	b.n	8001f4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f8d7 	bl	80020f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f8e8 	bl	800211a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d020      	beq.n	8001f9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d01b      	beq.n	8001f9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0210 	mvn.w	r2, #16
 8001f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2208      	movs	r2, #8
 8001f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f8bf 	bl	8002106 <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f8b1 	bl	80020f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f8c2 	bl	800211a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00c      	beq.n	8001fc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d007      	beq.n	8001fc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f06f 0201 	mvn.w	r2, #1
 8001fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7fe fb20 	bl	8000600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d104      	bne.n	8001fd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00c      	beq.n	8001fee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d007      	beq.n	8001fee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001fe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f95f 	bl	80022ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00c      	beq.n	8002012 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d007      	beq.n	8002012 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800200a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f957 	bl	80022c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00c      	beq.n	8002036 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800202e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f87c 	bl	800212e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00c      	beq.n	800205a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 0320 	and.w	r3, r3, #32
 8002046:	2b00      	cmp	r3, #0
 8002048:	d007      	beq.n	800205a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f06f 0220 	mvn.w	r2, #32
 8002052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f91f 	bl	8002298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00c      	beq.n	800207e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d007      	beq.n	800207e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f92b 	bl	80022d4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00c      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d007      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800209a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f923 	bl	80022e8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00c      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d007      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80020be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f91b 	bl	80022fc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00c      	beq.n	80020ea <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d007      	beq.n	80020ea <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80020e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f913 	bl	8002310 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020ea:	bf00      	nop
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
	...

08002144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a48      	ldr	r2, [pc, #288]	@ (8002278 <TIM_Base_SetConfig+0x134>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d013      	beq.n	8002184 <TIM_Base_SetConfig+0x40>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002162:	d00f      	beq.n	8002184 <TIM_Base_SetConfig+0x40>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a45      	ldr	r2, [pc, #276]	@ (800227c <TIM_Base_SetConfig+0x138>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d00b      	beq.n	8002184 <TIM_Base_SetConfig+0x40>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a44      	ldr	r2, [pc, #272]	@ (8002280 <TIM_Base_SetConfig+0x13c>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d007      	beq.n	8002184 <TIM_Base_SetConfig+0x40>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a43      	ldr	r2, [pc, #268]	@ (8002284 <TIM_Base_SetConfig+0x140>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d003      	beq.n	8002184 <TIM_Base_SetConfig+0x40>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a42      	ldr	r2, [pc, #264]	@ (8002288 <TIM_Base_SetConfig+0x144>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d108      	bne.n	8002196 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800218a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	4313      	orrs	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a37      	ldr	r2, [pc, #220]	@ (8002278 <TIM_Base_SetConfig+0x134>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d01f      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021a4:	d01b      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a34      	ldr	r2, [pc, #208]	@ (800227c <TIM_Base_SetConfig+0x138>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d017      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a33      	ldr	r2, [pc, #204]	@ (8002280 <TIM_Base_SetConfig+0x13c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d013      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a32      	ldr	r2, [pc, #200]	@ (8002284 <TIM_Base_SetConfig+0x140>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d00f      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a32      	ldr	r2, [pc, #200]	@ (800228c <TIM_Base_SetConfig+0x148>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d00b      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a31      	ldr	r2, [pc, #196]	@ (8002290 <TIM_Base_SetConfig+0x14c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d007      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a30      	ldr	r2, [pc, #192]	@ (8002294 <TIM_Base_SetConfig+0x150>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d003      	beq.n	80021de <TIM_Base_SetConfig+0x9a>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002288 <TIM_Base_SetConfig+0x144>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d108      	bne.n	80021f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a18      	ldr	r2, [pc, #96]	@ (8002278 <TIM_Base_SetConfig+0x134>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d013      	beq.n	8002244 <TIM_Base_SetConfig+0x100>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a19      	ldr	r2, [pc, #100]	@ (8002284 <TIM_Base_SetConfig+0x140>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d00f      	beq.n	8002244 <TIM_Base_SetConfig+0x100>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a19      	ldr	r2, [pc, #100]	@ (800228c <TIM_Base_SetConfig+0x148>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d00b      	beq.n	8002244 <TIM_Base_SetConfig+0x100>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a18      	ldr	r2, [pc, #96]	@ (8002290 <TIM_Base_SetConfig+0x14c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d007      	beq.n	8002244 <TIM_Base_SetConfig+0x100>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <TIM_Base_SetConfig+0x150>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d003      	beq.n	8002244 <TIM_Base_SetConfig+0x100>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a12      	ldr	r2, [pc, #72]	@ (8002288 <TIM_Base_SetConfig+0x144>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d103      	bne.n	800224c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b01      	cmp	r3, #1
 800225c:	d105      	bne.n	800226a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f023 0201 	bic.w	r2, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	611a      	str	r2, [r3, #16]
  }
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40012c00 	.word	0x40012c00
 800227c:	40000400 	.word	0x40000400
 8002280:	40000800 	.word	0x40000800
 8002284:	40013400 	.word	0x40013400
 8002288:	40015000 	.word	0x40015000
 800228c:	40014000 	.word	0x40014000
 8002290:	40014400 	.word	0x40014400
 8002294:	40014800 	.word	0x40014800

08002298 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <__NVIC_SetPriority>:
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	@ (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	@ (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800237c:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <SysTick_Handler+0x1c>)
 800237e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002380:	f001 fe48 	bl	8004014 <xTaskGetSchedulerState>
 8002384:	4603      	mov	r3, r0
 8002386:	2b01      	cmp	r3, #1
 8002388:	d001      	beq.n	800238e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800238a:	f002 fc3d 	bl	8004c08 <xPortSysTickHandler>
  }
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	e000e010 	.word	0xe000e010

08002398 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800239c:	2100      	movs	r1, #0
 800239e:	f06f 0004 	mvn.w	r0, #4
 80023a2:	f7ff ffbf 	bl	8002324 <__NVIC_SetPriority>
#endif
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023b2:	f3ef 8305 	mrs	r3, IPSR
 80023b6:	603b      	str	r3, [r7, #0]
  return(result);
 80023b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80023be:	f06f 0305 	mvn.w	r3, #5
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	e00c      	b.n	80023e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80023c6:	4b0a      	ldr	r3, [pc, #40]	@ (80023f0 <osKernelInitialize+0x44>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d105      	bne.n	80023da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <osKernelInitialize+0x44>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	607b      	str	r3, [r7, #4]
 80023d8:	e002      	b.n	80023e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80023da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80023e0:	687b      	ldr	r3, [r7, #4]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	200000b8 	.word	0x200000b8

080023f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023fa:	f3ef 8305 	mrs	r3, IPSR
 80023fe:	603b      	str	r3, [r7, #0]
  return(result);
 8002400:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <osKernelStart+0x1a>
    stat = osErrorISR;
 8002406:	f06f 0305 	mvn.w	r3, #5
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	e010      	b.n	8002430 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800240e:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <osKernelStart+0x48>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d109      	bne.n	800242a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002416:	f7ff ffbf 	bl	8002398 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <osKernelStart+0x48>)
 800241c:	2202      	movs	r2, #2
 800241e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002420:	f001 f9aa 	bl	8003778 <vTaskStartScheduler>
      stat = osOK;
 8002424:	2300      	movs	r3, #0
 8002426:	607b      	str	r3, [r7, #4]
 8002428:	e002      	b.n	8002430 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800242e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002430:	687b      	ldr	r3, [r7, #4]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200000b8 	.word	0x200000b8

08002440 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b08e      	sub	sp, #56	@ 0x38
 8002444:	af04      	add	r7, sp, #16
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800244c:	2300      	movs	r3, #0
 800244e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002450:	f3ef 8305 	mrs	r3, IPSR
 8002454:	617b      	str	r3, [r7, #20]
  return(result);
 8002456:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002458:	2b00      	cmp	r3, #0
 800245a:	d17e      	bne.n	800255a <osThreadNew+0x11a>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d07b      	beq.n	800255a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002462:	2380      	movs	r3, #128	@ 0x80
 8002464:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002466:	2318      	movs	r3, #24
 8002468:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800246e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002472:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d045      	beq.n	8002506 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <osThreadNew+0x48>
        name = attr->name;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d002      	beq.n	8002496 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <osThreadNew+0x6e>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	2b38      	cmp	r3, #56	@ 0x38
 80024a0:	d805      	bhi.n	80024ae <osThreadNew+0x6e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <osThreadNew+0x72>
        return (NULL);
 80024ae:	2300      	movs	r3, #0
 80024b0:	e054      	b.n	800255c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00e      	beq.n	80024e8 <osThreadNew+0xa8>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	2b5b      	cmp	r3, #91	@ 0x5b
 80024d0:	d90a      	bls.n	80024e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d006      	beq.n	80024e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <osThreadNew+0xa8>
        mem = 1;
 80024e2:	2301      	movs	r3, #1
 80024e4:	61bb      	str	r3, [r7, #24]
 80024e6:	e010      	b.n	800250a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10c      	bne.n	800250a <osThreadNew+0xca>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d108      	bne.n	800250a <osThreadNew+0xca>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d104      	bne.n	800250a <osThreadNew+0xca>
          mem = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	e001      	b.n	800250a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d110      	bne.n	8002532 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002518:	9202      	str	r2, [sp, #8]
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	6a3a      	ldr	r2, [r7, #32]
 8002524:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fe6e 	bl	8003208 <xTaskCreateStatic>
 800252c:	4603      	mov	r3, r0
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	e013      	b.n	800255a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d110      	bne.n	800255a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	b29a      	uxth	r2, r3
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	9301      	str	r3, [sp, #4]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 febc 	bl	80032c8 <xTaskCreate>
 8002550:	4603      	mov	r3, r0
 8002552:	2b01      	cmp	r3, #1
 8002554:	d001      	beq.n	800255a <osThreadNew+0x11a>
            hTask = NULL;
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800255a:	693b      	ldr	r3, [r7, #16]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3728      	adds	r7, #40	@ 0x28
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800256a:	f3ef 8305 	mrs	r3, IPSR
 800256e:	603b      	str	r3, [r7, #0]
  return(result);
 8002570:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <osThreadYield+0x1a>
    stat = osErrorISR;
 8002576:	f06f 0305 	mvn.w	r3, #5
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	e009      	b.n	8002592 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8002582:	4b07      	ldr	r3, [pc, #28]	@ (80025a0 <osThreadYield+0x3c>)
 8002584:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	f3bf 8f4f 	dsb	sy
 800258e:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8002592:	687b      	ldr	r3, [r7, #4]
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	e000ed04 	.word	0xe000ed04

080025a4 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80025a8:	2000      	movs	r0, #0
 80025aa:	f000 ffd3 	bl	8003554 <vTaskDelete>
#endif
  for (;;);
 80025ae:	bf00      	nop
 80025b0:	e7fd      	b.n	80025ae <osThreadExit+0xa>

080025b2 <osThreadTerminate>:
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b086      	sub	sp, #24
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025be:	f3ef 8305 	mrs	r3, IPSR
 80025c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80025c4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <osThreadTerminate+0x20>
    stat = osErrorISR;
 80025ca:	f06f 0305 	mvn.w	r3, #5
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	e017      	b.n	8002602 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d103      	bne.n	80025e0 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80025d8:	f06f 0303 	mvn.w	r3, #3
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e010      	b.n	8002602 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 80025e0:	6938      	ldr	r0, [r7, #16]
 80025e2:	f001 f861 	bl	80036a8 <eTaskGetState>
 80025e6:	4603      	mov	r3, r0
 80025e8:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d005      	beq.n	80025fc <osThreadTerminate+0x4a>
      stat = osOK;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 80025f4:	6938      	ldr	r0, [r7, #16]
 80025f6:	f000 ffad 	bl	8003554 <vTaskDelete>
 80025fa:	e002      	b.n	8002602 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 80025fc:	f06f 0302 	mvn.w	r3, #2
 8002600:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8002602:	697b      	ldr	r3, [r7, #20]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002614:	f3ef 8305 	mrs	r3, IPSR
 8002618:	60bb      	str	r3, [r7, #8]
  return(result);
 800261a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <osDelay+0x1c>
    stat = osErrorISR;
 8002620:	f06f 0305 	mvn.w	r3, #5
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	e007      	b.n	8002638 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f001 f802 	bl	800363c <vTaskDelay>
    }
  }

  return (stat);
 8002638:	68fb      	ldr	r3, [r7, #12]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4a07      	ldr	r2, [pc, #28]	@ (8002670 <vApplicationGetIdleTaskMemory+0x2c>)
 8002654:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	4a06      	ldr	r2, [pc, #24]	@ (8002674 <vApplicationGetIdleTaskMemory+0x30>)
 800265a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2280      	movs	r2, #128	@ 0x80
 8002660:	601a      	str	r2, [r3, #0]
}
 8002662:	bf00      	nop
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	200000bc 	.word	0x200000bc
 8002674:	20000118 	.word	0x20000118

08002678 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8002688:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	4a06      	ldr	r2, [pc, #24]	@ (80026a8 <vApplicationGetTimerTaskMemory+0x30>)
 800268e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002696:	601a      	str	r2, [r3, #0]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	20000318 	.word	0x20000318
 80026a8:	20000374 	.word	0x20000374

080026ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f103 0208 	add.w	r2, r3, #8
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f103 0208 	add.w	r2, r3, #8
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f103 0208 	add.w	r2, r3, #8
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002706:	b480      	push	{r7}
 8002708:	b085      	sub	sp, #20
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	601a      	str	r2, [r3, #0]
}
 8002742:	bf00      	nop
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800274e:	b480      	push	{r7}
 8002750:	b085      	sub	sp, #20
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002764:	d103      	bne.n	800276e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	e00c      	b.n	8002788 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3308      	adds	r3, #8
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	e002      	b.n	800277c <vListInsert+0x2e>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	429a      	cmp	r2, r3
 8002786:	d2f6      	bcs.n	8002776 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]
}
 80027b4:	bf00      	nop
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6892      	ldr	r2, [r2, #8]
 80027d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	6852      	ldr	r2, [r2, #4]
 80027e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d103      	bne.n	80027f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	1e5a      	subs	r2, r3, #1
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10b      	bne.n	8002840 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800282c:	f383 8811 	msr	BASEPRI, r3
 8002830:	f3bf 8f6f 	isb	sy
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800283a:	bf00      	nop
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002840:	f002 f952 	bl	8004ae8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800284c:	68f9      	ldr	r1, [r7, #12]
 800284e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002850:	fb01 f303 	mul.w	r3, r1, r3
 8002854:	441a      	add	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002870:	3b01      	subs	r3, #1
 8002872:	68f9      	ldr	r1, [r7, #12]
 8002874:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002876:	fb01 f303 	mul.w	r3, r1, r3
 800287a:	441a      	add	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	22ff      	movs	r2, #255	@ 0xff
 8002884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	22ff      	movs	r2, #255	@ 0xff
 800288c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d114      	bne.n	80028c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d01a      	beq.n	80028d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3310      	adds	r3, #16
 80028a2:	4618      	mov	r0, r3
 80028a4:	f001 f9f6 	bl	8003c94 <xTaskRemoveFromEventList>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d012      	beq.n	80028d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80028ae:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <xQueueGenericReset+0xd0>)
 80028b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	f3bf 8f6f 	isb	sy
 80028be:	e009      	b.n	80028d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	3310      	adds	r3, #16
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff fef1 	bl	80026ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	3324      	adds	r3, #36	@ 0x24
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff feec 	bl	80026ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80028d4:	f002 f93a 	bl	8004b4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	e000ed04 	.word	0xe000ed04

080028e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08e      	sub	sp, #56	@ 0x38
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10b      	bne.n	8002914 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80028fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10b      	bne.n	8002932 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800291a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800291e:	f383 8811 	msr	BASEPRI, r3
 8002922:	f3bf 8f6f 	isb	sy
 8002926:	f3bf 8f4f 	dsb	sy
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	e7fd      	b.n	800292e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <xQueueGenericCreateStatic+0x56>
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <xQueueGenericCreateStatic+0x5a>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <xQueueGenericCreateStatic+0x5c>
 8002942:	2300      	movs	r3, #0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10b      	bne.n	8002960 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800294c:	f383 8811 	msr	BASEPRI, r3
 8002950:	f3bf 8f6f 	isb	sy
 8002954:	f3bf 8f4f 	dsb	sy
 8002958:	623b      	str	r3, [r7, #32]
}
 800295a:	bf00      	nop
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d102      	bne.n	800296c <xQueueGenericCreateStatic+0x84>
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <xQueueGenericCreateStatic+0x88>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <xQueueGenericCreateStatic+0x8a>
 8002970:	2300      	movs	r3, #0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10b      	bne.n	800298e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800297a:	f383 8811 	msr	BASEPRI, r3
 800297e:	f3bf 8f6f 	isb	sy
 8002982:	f3bf 8f4f 	dsb	sy
 8002986:	61fb      	str	r3, [r7, #28]
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop
 800298c:	e7fd      	b.n	800298a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800298e:	2350      	movs	r3, #80	@ 0x50
 8002990:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2b50      	cmp	r3, #80	@ 0x50
 8002996:	d00b      	beq.n	80029b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	61bb      	str	r3, [r7, #24]
}
 80029aa:	bf00      	nop
 80029ac:	bf00      	nop
 80029ae:	e7fd      	b.n	80029ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80029b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80029b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00d      	beq.n	80029d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80029bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80029c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	4613      	mov	r3, r2
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	68b9      	ldr	r1, [r7, #8]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f805 	bl	80029e2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80029da:	4618      	mov	r0, r3
 80029dc:	3730      	adds	r7, #48	@ 0x30
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	60f8      	str	r0, [r7, #12]
 80029ea:	60b9      	str	r1, [r7, #8]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d103      	bne.n	80029fe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	e002      	b.n	8002a04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a10:	2101      	movs	r1, #1
 8002a12:	69b8      	ldr	r0, [r7, #24]
 8002a14:	f7ff fefe 	bl	8002814 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	78fa      	ldrb	r2, [r7, #3]
 8002a1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08e      	sub	sp, #56	@ 0x38
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a36:	2300      	movs	r3, #0
 8002a38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10b      	bne.n	8002a5c <xQueueGenericSend+0x34>
	__asm volatile
 8002a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a48:	f383 8811 	msr	BASEPRI, r3
 8002a4c:	f3bf 8f6f 	isb	sy
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002a56:	bf00      	nop
 8002a58:	bf00      	nop
 8002a5a:	e7fd      	b.n	8002a58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d103      	bne.n	8002a6a <xQueueGenericSend+0x42>
 8002a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <xQueueGenericSend+0x46>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <xQueueGenericSend+0x48>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10b      	bne.n	8002a8c <xQueueGenericSend+0x64>
	__asm volatile
 8002a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f3bf 8f6f 	isb	sy
 8002a80:	f3bf 8f4f 	dsb	sy
 8002a84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002a86:	bf00      	nop
 8002a88:	bf00      	nop
 8002a8a:	e7fd      	b.n	8002a88 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d103      	bne.n	8002a9a <xQueueGenericSend+0x72>
 8002a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d101      	bne.n	8002a9e <xQueueGenericSend+0x76>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <xQueueGenericSend+0x78>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10b      	bne.n	8002abc <xQueueGenericSend+0x94>
	__asm volatile
 8002aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	623b      	str	r3, [r7, #32]
}
 8002ab6:	bf00      	nop
 8002ab8:	bf00      	nop
 8002aba:	e7fd      	b.n	8002ab8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002abc:	f001 faaa 	bl	8004014 <xTaskGetSchedulerState>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d102      	bne.n	8002acc <xQueueGenericSend+0xa4>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <xQueueGenericSend+0xa8>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <xQueueGenericSend+0xaa>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10b      	bne.n	8002aee <xQueueGenericSend+0xc6>
	__asm volatile
 8002ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ada:	f383 8811 	msr	BASEPRI, r3
 8002ade:	f3bf 8f6f 	isb	sy
 8002ae2:	f3bf 8f4f 	dsb	sy
 8002ae6:	61fb      	str	r3, [r7, #28]
}
 8002ae8:	bf00      	nop
 8002aea:	bf00      	nop
 8002aec:	e7fd      	b.n	8002aea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002aee:	f001 fffb 	bl	8004ae8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d302      	bcc.n	8002b04 <xQueueGenericSend+0xdc>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d129      	bne.n	8002b58 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b0a:	f000 fa0f 	bl	8002f2c <prvCopyDataToQueue>
 8002b0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d010      	beq.n	8002b3a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1a:	3324      	adds	r3, #36	@ 0x24
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f001 f8b9 	bl	8003c94 <xTaskRemoveFromEventList>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d013      	beq.n	8002b50 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b28:	4b3f      	ldr	r3, [pc, #252]	@ (8002c28 <xQueueGenericSend+0x200>)
 8002b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	f3bf 8f4f 	dsb	sy
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	e00a      	b.n	8002b50 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b40:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <xQueueGenericSend+0x200>)
 8002b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	f3bf 8f4f 	dsb	sy
 8002b4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b50:	f001 fffc 	bl	8004b4c <vPortExitCritical>
				return pdPASS;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e063      	b.n	8002c20 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d103      	bne.n	8002b66 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b5e:	f001 fff5 	bl	8004b4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e05c      	b.n	8002c20 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d106      	bne.n	8002b7a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b6c:	f107 0314 	add.w	r3, r7, #20
 8002b70:	4618      	mov	r0, r3
 8002b72:	f001 f8f3 	bl	8003d5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b76:	2301      	movs	r3, #1
 8002b78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b7a:	f001 ffe7 	bl	8004b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b7e:	f000 fe63 	bl	8003848 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b82:	f001 ffb1 	bl	8004ae8 <vPortEnterCritical>
 8002b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b8c:	b25b      	sxtb	r3, r3
 8002b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b92:	d103      	bne.n	8002b9c <xQueueGenericSend+0x174>
 8002b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ba2:	b25b      	sxtb	r3, r3
 8002ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ba8:	d103      	bne.n	8002bb2 <xQueueGenericSend+0x18a>
 8002baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002bb2:	f001 ffcb 	bl	8004b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bb6:	1d3a      	adds	r2, r7, #4
 8002bb8:	f107 0314 	add.w	r3, r7, #20
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f001 f8e2 	bl	8003d88 <xTaskCheckForTimeOut>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d124      	bne.n	8002c14 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bcc:	f000 faa6 	bl	800311c <prvIsQueueFull>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d018      	beq.n	8002c08 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd8:	3310      	adds	r3, #16
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	4611      	mov	r1, r2
 8002bde:	4618      	mov	r0, r3
 8002be0:	f001 f806 	bl	8003bf0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002be4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002be6:	f000 fa31 	bl	800304c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002bea:	f000 fe3b 	bl	8003864 <xTaskResumeAll>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f47f af7c 	bne.w	8002aee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <xQueueGenericSend+0x200>)
 8002bf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	f3bf 8f4f 	dsb	sy
 8002c02:	f3bf 8f6f 	isb	sy
 8002c06:	e772      	b.n	8002aee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c0a:	f000 fa1f 	bl	800304c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c0e:	f000 fe29 	bl	8003864 <xTaskResumeAll>
 8002c12:	e76c      	b.n	8002aee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c16:	f000 fa19 	bl	800304c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c1a:	f000 fe23 	bl	8003864 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3738      	adds	r7, #56	@ 0x38
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	e000ed04 	.word	0xe000ed04

08002c2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b090      	sub	sp, #64	@ 0x40
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10b      	bne.n	8002c5c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c48:	f383 8811 	msr	BASEPRI, r3
 8002c4c:	f3bf 8f6f 	isb	sy
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	e7fd      	b.n	8002c58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d103      	bne.n	8002c6a <xQueueGenericSendFromISR+0x3e>
 8002c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <xQueueGenericSendFromISR+0x42>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <xQueueGenericSendFromISR+0x44>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10b      	bne.n	8002c8c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c86:	bf00      	nop
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d103      	bne.n	8002c9a <xQueueGenericSendFromISR+0x6e>
 8002c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d101      	bne.n	8002c9e <xQueueGenericSendFromISR+0x72>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <xQueueGenericSendFromISR+0x74>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10b      	bne.n	8002cbc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ca8:	f383 8811 	msr	BASEPRI, r3
 8002cac:	f3bf 8f6f 	isb	sy
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	623b      	str	r3, [r7, #32]
}
 8002cb6:	bf00      	nop
 8002cb8:	bf00      	nop
 8002cba:	e7fd      	b.n	8002cb8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cbc:	f001 fff4 	bl	8004ca8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cc0:	f3ef 8211 	mrs	r2, BASEPRI
 8002cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	61fa      	str	r2, [r7, #28]
 8002cd6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cd8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cda:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d302      	bcc.n	8002cee <xQueueGenericSendFromISR+0xc2>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d12f      	bne.n	8002d4e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002cf4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	68b9      	ldr	r1, [r7, #8]
 8002d02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002d04:	f000 f912 	bl	8002f2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d08:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d10:	d112      	bne.n	8002d38 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d016      	beq.n	8002d48 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d1c:	3324      	adds	r3, #36	@ 0x24
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 ffb8 	bl	8003c94 <xTaskRemoveFromEventList>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00e      	beq.n	8002d48 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00b      	beq.n	8002d48 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]
 8002d36:	e007      	b.n	8002d48 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	b25a      	sxtb	r2, r3
 8002d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002d4c:	e001      	b.n	8002d52 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d54:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002d5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3740      	adds	r7, #64	@ 0x40
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08c      	sub	sp, #48	@ 0x30
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d74:	2300      	movs	r3, #0
 8002d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10b      	bne.n	8002d9a <xQueueReceive+0x32>
	__asm volatile
 8002d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	623b      	str	r3, [r7, #32]
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	e7fd      	b.n	8002d96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d103      	bne.n	8002da8 <xQueueReceive+0x40>
 8002da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <xQueueReceive+0x44>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <xQueueReceive+0x46>
 8002dac:	2300      	movs	r3, #0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10b      	bne.n	8002dca <xQueueReceive+0x62>
	__asm volatile
 8002db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	61fb      	str	r3, [r7, #28]
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	e7fd      	b.n	8002dc6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dca:	f001 f923 	bl	8004014 <xTaskGetSchedulerState>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <xQueueReceive+0x72>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <xQueueReceive+0x76>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <xQueueReceive+0x78>
 8002dde:	2300      	movs	r3, #0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10b      	bne.n	8002dfc <xQueueReceive+0x94>
	__asm volatile
 8002de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de8:	f383 8811 	msr	BASEPRI, r3
 8002dec:	f3bf 8f6f 	isb	sy
 8002df0:	f3bf 8f4f 	dsb	sy
 8002df4:	61bb      	str	r3, [r7, #24]
}
 8002df6:	bf00      	nop
 8002df8:	bf00      	nop
 8002dfa:	e7fd      	b.n	8002df8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002dfc:	f001 fe74 	bl	8004ae8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01f      	beq.n	8002e4c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e10:	f000 f8f6 	bl	8003000 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	1e5a      	subs	r2, r3, #1
 8002e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00f      	beq.n	8002e44 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e26:	3310      	adds	r3, #16
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 ff33 	bl	8003c94 <xTaskRemoveFromEventList>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d007      	beq.n	8002e44 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e34:	4b3c      	ldr	r3, [pc, #240]	@ (8002f28 <xQueueReceive+0x1c0>)
 8002e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	f3bf 8f4f 	dsb	sy
 8002e40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e44:	f001 fe82 	bl	8004b4c <vPortExitCritical>
				return pdPASS;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e069      	b.n	8002f20 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d103      	bne.n	8002e5a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e52:	f001 fe7b 	bl	8004b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e56:	2300      	movs	r3, #0
 8002e58:	e062      	b.n	8002f20 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d106      	bne.n	8002e6e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e60:	f107 0310 	add.w	r3, r7, #16
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 ff79 	bl	8003d5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e6e:	f001 fe6d 	bl	8004b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e72:	f000 fce9 	bl	8003848 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e76:	f001 fe37 	bl	8004ae8 <vPortEnterCritical>
 8002e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e80:	b25b      	sxtb	r3, r3
 8002e82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e86:	d103      	bne.n	8002e90 <xQueueReceive+0x128>
 8002e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e96:	b25b      	sxtb	r3, r3
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e9c:	d103      	bne.n	8002ea6 <xQueueReceive+0x13e>
 8002e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ea6:	f001 fe51 	bl	8004b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002eaa:	1d3a      	adds	r2, r7, #4
 8002eac:	f107 0310 	add.w	r3, r7, #16
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 ff68 	bl	8003d88 <xTaskCheckForTimeOut>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d123      	bne.n	8002f06 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ec0:	f000 f916 	bl	80030f0 <prvIsQueueEmpty>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d017      	beq.n	8002efa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	3324      	adds	r3, #36	@ 0x24
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 fe8c 	bl	8003bf0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ed8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eda:	f000 f8b7 	bl	800304c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ede:	f000 fcc1 	bl	8003864 <xTaskResumeAll>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d189      	bne.n	8002dfc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f28 <xQueueReceive+0x1c0>)
 8002eea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	f3bf 8f4f 	dsb	sy
 8002ef4:	f3bf 8f6f 	isb	sy
 8002ef8:	e780      	b.n	8002dfc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002efa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002efc:	f000 f8a6 	bl	800304c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f00:	f000 fcb0 	bl	8003864 <xTaskResumeAll>
 8002f04:	e77a      	b.n	8002dfc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f08:	f000 f8a0 	bl	800304c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f0c:	f000 fcaa 	bl	8003864 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f12:	f000 f8ed 	bl	80030f0 <prvIsQueueEmpty>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f43f af6f 	beq.w	8002dfc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f1e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3730      	adds	r7, #48	@ 0x30
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	e000ed04 	.word	0xe000ed04

08002f2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10d      	bne.n	8002f66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d14d      	bne.n	8002fee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f001 f87a 	bl	8004050 <xTaskPriorityDisinherit>
 8002f5c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	e043      	b.n	8002fee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d119      	bne.n	8002fa0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6858      	ldr	r0, [r3, #4]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	461a      	mov	r2, r3
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	f002 f8f2 	bl	8005160 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	441a      	add	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d32b      	bcc.n	8002fee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	605a      	str	r2, [r3, #4]
 8002f9e:	e026      	b.n	8002fee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	68d8      	ldr	r0, [r3, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	461a      	mov	r2, r3
 8002faa:	68b9      	ldr	r1, [r7, #8]
 8002fac:	f002 f8d8 	bl	8005160 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	425b      	negs	r3, r3
 8002fba:	441a      	add	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d207      	bcs.n	8002fdc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	425b      	negs	r3, r3
 8002fd6:	441a      	add	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d105      	bne.n	8002fee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002ff6:	697b      	ldr	r3, [r7, #20]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d018      	beq.n	8003044 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	441a      	add	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	429a      	cmp	r2, r3
 800302a:	d303      	bcc.n	8003034 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68d9      	ldr	r1, [r3, #12]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	461a      	mov	r2, r3
 800303e:	6838      	ldr	r0, [r7, #0]
 8003040:	f002 f88e 	bl	8005160 <memcpy>
	}
}
 8003044:	bf00      	nop
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003054:	f001 fd48 	bl	8004ae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800305e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003060:	e011      	b.n	8003086 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	2b00      	cmp	r3, #0
 8003068:	d012      	beq.n	8003090 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3324      	adds	r3, #36	@ 0x24
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fe10 	bl	8003c94 <xTaskRemoveFromEventList>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800307a:	f000 fee9 	bl	8003e50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	3b01      	subs	r3, #1
 8003082:	b2db      	uxtb	r3, r3
 8003084:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800308a:	2b00      	cmp	r3, #0
 800308c:	dce9      	bgt.n	8003062 <prvUnlockQueue+0x16>
 800308e:	e000      	b.n	8003092 <prvUnlockQueue+0x46>
					break;
 8003090:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	22ff      	movs	r2, #255	@ 0xff
 8003096:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800309a:	f001 fd57 	bl	8004b4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800309e:	f001 fd23 	bl	8004ae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030aa:	e011      	b.n	80030d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d012      	beq.n	80030da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3310      	adds	r3, #16
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fdeb 	bl	8003c94 <xTaskRemoveFromEventList>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80030c4:	f000 fec4 	bl	8003e50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030c8:	7bbb      	ldrb	r3, [r7, #14]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	dce9      	bgt.n	80030ac <prvUnlockQueue+0x60>
 80030d8:	e000      	b.n	80030dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	22ff      	movs	r2, #255	@ 0xff
 80030e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80030e4:	f001 fd32 	bl	8004b4c <vPortExitCritical>
}
 80030e8:	bf00      	nop
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030f8:	f001 fcf6 	bl	8004ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003100:	2b00      	cmp	r3, #0
 8003102:	d102      	bne.n	800310a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003104:	2301      	movs	r3, #1
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	e001      	b.n	800310e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800310e:	f001 fd1d 	bl	8004b4c <vPortExitCritical>

	return xReturn;
 8003112:	68fb      	ldr	r3, [r7, #12]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003124:	f001 fce0 	bl	8004ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003130:	429a      	cmp	r2, r3
 8003132:	d102      	bne.n	800313a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003134:	2301      	movs	r3, #1
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	e001      	b.n	800313e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800313e:	f001 fd05 	bl	8004b4c <vPortExitCritical>

	return xReturn;
 8003142:	68fb      	ldr	r3, [r7, #12]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003156:	2300      	movs	r3, #0
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	e014      	b.n	8003186 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800315c:	4a0f      	ldr	r2, [pc, #60]	@ (800319c <vQueueAddToRegistry+0x50>)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10b      	bne.n	8003180 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003168:	490c      	ldr	r1, [pc, #48]	@ (800319c <vQueueAddToRegistry+0x50>)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003172:	4a0a      	ldr	r2, [pc, #40]	@ (800319c <vQueueAddToRegistry+0x50>)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4413      	add	r3, r2
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800317e:	e006      	b.n	800318e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	3301      	adds	r3, #1
 8003184:	60fb      	str	r3, [r7, #12]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d9e7      	bls.n	800315c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800318c:	bf00      	nop
 800318e:	bf00      	nop
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000774 	.word	0x20000774

080031a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80031b0:	f001 fc9a 	bl	8004ae8 <vPortEnterCritical>
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031ba:	b25b      	sxtb	r3, r3
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c0:	d103      	bne.n	80031ca <vQueueWaitForMessageRestricted+0x2a>
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031d0:	b25b      	sxtb	r3, r3
 80031d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031d6:	d103      	bne.n	80031e0 <vQueueWaitForMessageRestricted+0x40>
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031e0:	f001 fcb4 	bl	8004b4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d106      	bne.n	80031fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	3324      	adds	r3, #36	@ 0x24
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	68b9      	ldr	r1, [r7, #8]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 fd21 	bl	8003c3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80031fa:	6978      	ldr	r0, [r7, #20]
 80031fc:	f7ff ff26 	bl	800304c <prvUnlockQueue>
	}
 8003200:	bf00      	nop
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08e      	sub	sp, #56	@ 0x38
 800320c:	af04      	add	r7, sp, #16
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003218:	2b00      	cmp	r3, #0
 800321a:	d10b      	bne.n	8003234 <xTaskCreateStatic+0x2c>
	__asm volatile
 800321c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003220:	f383 8811 	msr	BASEPRI, r3
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	f3bf 8f4f 	dsb	sy
 800322c:	623b      	str	r3, [r7, #32]
}
 800322e:	bf00      	nop
 8003230:	bf00      	nop
 8003232:	e7fd      	b.n	8003230 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10b      	bne.n	8003252 <xTaskCreateStatic+0x4a>
	__asm volatile
 800323a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800323e:	f383 8811 	msr	BASEPRI, r3
 8003242:	f3bf 8f6f 	isb	sy
 8003246:	f3bf 8f4f 	dsb	sy
 800324a:	61fb      	str	r3, [r7, #28]
}
 800324c:	bf00      	nop
 800324e:	bf00      	nop
 8003250:	e7fd      	b.n	800324e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003252:	235c      	movs	r3, #92	@ 0x5c
 8003254:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	2b5c      	cmp	r3, #92	@ 0x5c
 800325a:	d00b      	beq.n	8003274 <xTaskCreateStatic+0x6c>
	__asm volatile
 800325c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003260:	f383 8811 	msr	BASEPRI, r3
 8003264:	f3bf 8f6f 	isb	sy
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	61bb      	str	r3, [r7, #24]
}
 800326e:	bf00      	nop
 8003270:	bf00      	nop
 8003272:	e7fd      	b.n	8003270 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003274:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003278:	2b00      	cmp	r3, #0
 800327a:	d01e      	beq.n	80032ba <xTaskCreateStatic+0xb2>
 800327c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01b      	beq.n	80032ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003284:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	2202      	movs	r2, #2
 8003290:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003294:	2300      	movs	r3, #0
 8003296:	9303      	str	r3, [sp, #12]
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	9302      	str	r3, [sp, #8]
 800329c:	f107 0314 	add.w	r3, r7, #20
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	68b9      	ldr	r1, [r7, #8]
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f000 f850 	bl	8003352 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80032b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80032b4:	f000 f8de 	bl	8003474 <prvAddNewTaskToReadyList>
 80032b8:	e001      	b.n	80032be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80032be:	697b      	ldr	r3, [r7, #20]
	}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3728      	adds	r7, #40	@ 0x28
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08c      	sub	sp, #48	@ 0x30
 80032cc:	af04      	add	r7, sp, #16
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	603b      	str	r3, [r7, #0]
 80032d4:	4613      	mov	r3, r2
 80032d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032d8:	88fb      	ldrh	r3, [r7, #6]
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4618      	mov	r0, r3
 80032de:	f001 fd25 	bl	8004d2c <pvPortMalloc>
 80032e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00e      	beq.n	8003308 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032ea:	205c      	movs	r0, #92	@ 0x5c
 80032ec:	f001 fd1e 	bl	8004d2c <pvPortMalloc>
 80032f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d003      	beq.n	8003300 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80032fe:	e005      	b.n	800330c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003300:	6978      	ldr	r0, [r7, #20]
 8003302:	f001 fde1 	bl	8004ec8 <vPortFree>
 8003306:	e001      	b.n	800330c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003308:	2300      	movs	r3, #0
 800330a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d017      	beq.n	8003342 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800331a:	88fa      	ldrh	r2, [r7, #6]
 800331c:	2300      	movs	r3, #0
 800331e:	9303      	str	r3, [sp, #12]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	9302      	str	r3, [sp, #8]
 8003324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68b9      	ldr	r1, [r7, #8]
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f000 f80e 	bl	8003352 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003336:	69f8      	ldr	r0, [r7, #28]
 8003338:	f000 f89c 	bl	8003474 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800333c:	2301      	movs	r3, #1
 800333e:	61bb      	str	r3, [r7, #24]
 8003340:	e002      	b.n	8003348 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003346:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003348:	69bb      	ldr	r3, [r7, #24]
	}
 800334a:	4618      	mov	r0, r3
 800334c:	3720      	adds	r7, #32
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b088      	sub	sp, #32
 8003356:	af00      	add	r7, sp, #0
 8003358:	60f8      	str	r0, [r7, #12]
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003362:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	461a      	mov	r2, r3
 800336a:	21a5      	movs	r1, #165	@ 0xa5
 800336c:	f001 fecc 	bl	8005108 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800337a:	3b01      	subs	r3, #1
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	f023 0307 	bic.w	r3, r3, #7
 8003388:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	2b00      	cmp	r3, #0
 8003392:	d00b      	beq.n	80033ac <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	617b      	str	r3, [r7, #20]
}
 80033a6:	bf00      	nop
 80033a8:	bf00      	nop
 80033aa:	e7fd      	b.n	80033a8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d01f      	beq.n	80033f2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	e012      	b.n	80033de <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	4413      	add	r3, r2
 80033be:	7819      	ldrb	r1, [r3, #0]
 80033c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	4413      	add	r3, r2
 80033c6:	3334      	adds	r3, #52	@ 0x34
 80033c8:	460a      	mov	r2, r1
 80033ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	4413      	add	r3, r2
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	3301      	adds	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b0f      	cmp	r3, #15
 80033e2:	d9e9      	bls.n	80033b8 <prvInitialiseNewTask+0x66>
 80033e4:	e000      	b.n	80033e8 <prvInitialiseNewTask+0x96>
			{
				break;
 80033e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033f0:	e003      	b.n	80033fa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80033f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80033fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fc:	2b37      	cmp	r3, #55	@ 0x37
 80033fe:	d901      	bls.n	8003404 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003400:	2337      	movs	r3, #55	@ 0x37
 8003402:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003408:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800340e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003412:	2200      	movs	r2, #0
 8003414:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003418:	3304      	adds	r3, #4
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff f966 	bl	80026ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003422:	3318      	adds	r3, #24
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff f961 	bl	80026ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800342a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800342e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003432:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003438:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800343a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800343e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003442:	2200      	movs	r2, #0
 8003444:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	68f9      	ldr	r1, [r7, #12]
 8003452:	69b8      	ldr	r0, [r7, #24]
 8003454:	f001 fa1a 	bl	800488c <pxPortInitialiseStack>
 8003458:	4602      	mov	r2, r0
 800345a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800345e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003468:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800346a:	bf00      	nop
 800346c:	3720      	adds	r7, #32
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800347c:	f001 fb34 	bl	8004ae8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003480:	4b2d      	ldr	r3, [pc, #180]	@ (8003538 <prvAddNewTaskToReadyList+0xc4>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3301      	adds	r3, #1
 8003486:	4a2c      	ldr	r2, [pc, #176]	@ (8003538 <prvAddNewTaskToReadyList+0xc4>)
 8003488:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800348a:	4b2c      	ldr	r3, [pc, #176]	@ (800353c <prvAddNewTaskToReadyList+0xc8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d109      	bne.n	80034a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003492:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <prvAddNewTaskToReadyList+0xc8>)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003498:	4b27      	ldr	r3, [pc, #156]	@ (8003538 <prvAddNewTaskToReadyList+0xc4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d110      	bne.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034a0:	f000 fcfa 	bl	8003e98 <prvInitialiseTaskLists>
 80034a4:	e00d      	b.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034a6:	4b26      	ldr	r3, [pc, #152]	@ (8003540 <prvAddNewTaskToReadyList+0xcc>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d109      	bne.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034ae:	4b23      	ldr	r3, [pc, #140]	@ (800353c <prvAddNewTaskToReadyList+0xc8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d802      	bhi.n	80034c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034bc:	4a1f      	ldr	r2, [pc, #124]	@ (800353c <prvAddNewTaskToReadyList+0xc8>)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034c2:	4b20      	ldr	r3, [pc, #128]	@ (8003544 <prvAddNewTaskToReadyList+0xd0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3301      	adds	r3, #1
 80034c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003544 <prvAddNewTaskToReadyList+0xd0>)
 80034ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003544 <prvAddNewTaskToReadyList+0xd0>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <prvAddNewTaskToReadyList+0xd4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d903      	bls.n	80034e8 <prvAddNewTaskToReadyList+0x74>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e4:	4a18      	ldr	r2, [pc, #96]	@ (8003548 <prvAddNewTaskToReadyList+0xd4>)
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4a15      	ldr	r2, [pc, #84]	@ (800354c <prvAddNewTaskToReadyList+0xd8>)
 80034f6:	441a      	add	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3304      	adds	r3, #4
 80034fc:	4619      	mov	r1, r3
 80034fe:	4610      	mov	r0, r2
 8003500:	f7ff f901 	bl	8002706 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003504:	f001 fb22 	bl	8004b4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003508:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <prvAddNewTaskToReadyList+0xcc>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d00e      	beq.n	800352e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003510:	4b0a      	ldr	r3, [pc, #40]	@ (800353c <prvAddNewTaskToReadyList+0xc8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351a:	429a      	cmp	r2, r3
 800351c:	d207      	bcs.n	800352e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800351e:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <prvAddNewTaskToReadyList+0xdc>)
 8003520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	f3bf 8f4f 	dsb	sy
 800352a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	20000c88 	.word	0x20000c88
 800353c:	200007b4 	.word	0x200007b4
 8003540:	20000c94 	.word	0x20000c94
 8003544:	20000ca4 	.word	0x20000ca4
 8003548:	20000c90 	.word	0x20000c90
 800354c:	200007b8 	.word	0x200007b8
 8003550:	e000ed04 	.word	0xe000ed04

08003554 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800355c:	f001 fac4 	bl	8004ae8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d102      	bne.n	800356c <vTaskDelete+0x18>
 8003566:	4b2d      	ldr	r3, [pc, #180]	@ (800361c <vTaskDelete+0xc8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	e000      	b.n	800356e <vTaskDelete+0x1a>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3304      	adds	r3, #4
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff f923 	bl	80027c0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357e:	2b00      	cmp	r3, #0
 8003580:	d004      	beq.n	800358c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3318      	adds	r3, #24
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff f91a 	bl	80027c0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800358c:	4b24      	ldr	r3, [pc, #144]	@ (8003620 <vTaskDelete+0xcc>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	3301      	adds	r3, #1
 8003592:	4a23      	ldr	r2, [pc, #140]	@ (8003620 <vTaskDelete+0xcc>)
 8003594:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003596:	4b21      	ldr	r3, [pc, #132]	@ (800361c <vTaskDelete+0xc8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	429a      	cmp	r2, r3
 800359e:	d10b      	bne.n	80035b8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	3304      	adds	r3, #4
 80035a4:	4619      	mov	r1, r3
 80035a6:	481f      	ldr	r0, [pc, #124]	@ (8003624 <vTaskDelete+0xd0>)
 80035a8:	f7ff f8ad 	bl	8002706 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80035ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003628 <vTaskDelete+0xd4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	3301      	adds	r3, #1
 80035b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003628 <vTaskDelete+0xd4>)
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	e009      	b.n	80035cc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80035b8:	4b1c      	ldr	r3, [pc, #112]	@ (800362c <vTaskDelete+0xd8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	3b01      	subs	r3, #1
 80035be:	4a1b      	ldr	r2, [pc, #108]	@ (800362c <vTaskDelete+0xd8>)
 80035c0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fcd6 	bl	8003f74 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80035c8:	f000 fd04 	bl	8003fd4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80035cc:	f001 fabe 	bl	8004b4c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80035d0:	4b17      	ldr	r3, [pc, #92]	@ (8003630 <vTaskDelete+0xdc>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d01c      	beq.n	8003612 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80035d8:	4b10      	ldr	r3, [pc, #64]	@ (800361c <vTaskDelete+0xc8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d117      	bne.n	8003612 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80035e2:	4b14      	ldr	r3, [pc, #80]	@ (8003634 <vTaskDelete+0xe0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00b      	beq.n	8003602 <vTaskDelete+0xae>
	__asm volatile
 80035ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ee:	f383 8811 	msr	BASEPRI, r3
 80035f2:	f3bf 8f6f 	isb	sy
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	60bb      	str	r3, [r7, #8]
}
 80035fc:	bf00      	nop
 80035fe:	bf00      	nop
 8003600:	e7fd      	b.n	80035fe <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8003602:	4b0d      	ldr	r3, [pc, #52]	@ (8003638 <vTaskDelete+0xe4>)
 8003604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	f3bf 8f4f 	dsb	sy
 800360e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	200007b4 	.word	0x200007b4
 8003620:	20000ca4 	.word	0x20000ca4
 8003624:	20000c5c 	.word	0x20000c5c
 8003628:	20000c70 	.word	0x20000c70
 800362c:	20000c88 	.word	0x20000c88
 8003630:	20000c94 	.word	0x20000c94
 8003634:	20000cb0 	.word	0x20000cb0
 8003638:	e000ed04 	.word	0xe000ed04

0800363c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d018      	beq.n	8003680 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800364e:	4b14      	ldr	r3, [pc, #80]	@ (80036a0 <vTaskDelay+0x64>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00b      	beq.n	800366e <vTaskDelay+0x32>
	__asm volatile
 8003656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800365a:	f383 8811 	msr	BASEPRI, r3
 800365e:	f3bf 8f6f 	isb	sy
 8003662:	f3bf 8f4f 	dsb	sy
 8003666:	60bb      	str	r3, [r7, #8]
}
 8003668:	bf00      	nop
 800366a:	bf00      	nop
 800366c:	e7fd      	b.n	800366a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800366e:	f000 f8eb 	bl	8003848 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003672:	2100      	movs	r1, #0
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 fd5b 	bl	8004130 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800367a:	f000 f8f3 	bl	8003864 <xTaskResumeAll>
 800367e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d107      	bne.n	8003696 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003686:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <vTaskDelay+0x68>)
 8003688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800368c:	601a      	str	r2, [r3, #0]
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003696:	bf00      	nop
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000cb0 	.word	0x20000cb0
 80036a4:	e000ed04 	.word	0xe000ed04

080036a8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10b      	bne.n	80036d2 <eTaskGetState+0x2a>
	__asm volatile
 80036ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036be:	f383 8811 	msr	BASEPRI, r3
 80036c2:	f3bf 8f6f 	isb	sy
 80036c6:	f3bf 8f4f 	dsb	sy
 80036ca:	60bb      	str	r3, [r7, #8]
}
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	e7fd      	b.n	80036ce <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80036d2:	4b24      	ldr	r3, [pc, #144]	@ (8003764 <eTaskGetState+0xbc>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d102      	bne.n	80036e2 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80036dc:	2300      	movs	r3, #0
 80036de:	77fb      	strb	r3, [r7, #31]
 80036e0:	e03a      	b.n	8003758 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 80036e2:	f001 fa01 	bl	8004ae8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80036ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003768 <eTaskGetState+0xc0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80036f2:	4b1e      	ldr	r3, [pc, #120]	@ (800376c <eTaskGetState+0xc4>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80036f8:	f001 fa28 	bl	8004b4c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	429a      	cmp	r2, r3
 8003702:	d003      	beq.n	800370c <eTaskGetState+0x64>
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	429a      	cmp	r2, r3
 800370a:	d102      	bne.n	8003712 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800370c:	2302      	movs	r3, #2
 800370e:	77fb      	strb	r3, [r7, #31]
 8003710:	e022      	b.n	8003758 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	4a16      	ldr	r2, [pc, #88]	@ (8003770 <eTaskGetState+0xc8>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d112      	bne.n	8003740 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10b      	bne.n	800373a <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b01      	cmp	r3, #1
 800372c:	d102      	bne.n	8003734 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800372e:	2302      	movs	r3, #2
 8003730:	77fb      	strb	r3, [r7, #31]
 8003732:	e011      	b.n	8003758 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8003734:	2303      	movs	r3, #3
 8003736:	77fb      	strb	r3, [r7, #31]
 8003738:	e00e      	b.n	8003758 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800373a:	2302      	movs	r3, #2
 800373c:	77fb      	strb	r3, [r7, #31]
 800373e:	e00b      	b.n	8003758 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	4a0c      	ldr	r2, [pc, #48]	@ (8003774 <eTaskGetState+0xcc>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d002      	beq.n	800374e <eTaskGetState+0xa6>
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d102      	bne.n	8003754 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800374e:	2304      	movs	r3, #4
 8003750:	77fb      	strb	r3, [r7, #31]
 8003752:	e001      	b.n	8003758 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8003754:	2301      	movs	r3, #1
 8003756:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8003758:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800375a:	4618      	mov	r0, r3
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	200007b4 	.word	0x200007b4
 8003768:	20000c40 	.word	0x20000c40
 800376c:	20000c44 	.word	0x20000c44
 8003770:	20000c74 	.word	0x20000c74
 8003774:	20000c5c 	.word	0x20000c5c

08003778 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	@ 0x28
 800377c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003782:	2300      	movs	r3, #0
 8003784:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003786:	463a      	mov	r2, r7
 8003788:	1d39      	adds	r1, r7, #4
 800378a:	f107 0308 	add.w	r3, r7, #8
 800378e:	4618      	mov	r0, r3
 8003790:	f7fe ff58 	bl	8002644 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003794:	6839      	ldr	r1, [r7, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	9202      	str	r2, [sp, #8]
 800379c:	9301      	str	r3, [sp, #4]
 800379e:	2300      	movs	r3, #0
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	2300      	movs	r3, #0
 80037a4:	460a      	mov	r2, r1
 80037a6:	4922      	ldr	r1, [pc, #136]	@ (8003830 <vTaskStartScheduler+0xb8>)
 80037a8:	4822      	ldr	r0, [pc, #136]	@ (8003834 <vTaskStartScheduler+0xbc>)
 80037aa:	f7ff fd2d 	bl	8003208 <xTaskCreateStatic>
 80037ae:	4603      	mov	r3, r0
 80037b0:	4a21      	ldr	r2, [pc, #132]	@ (8003838 <vTaskStartScheduler+0xc0>)
 80037b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037b4:	4b20      	ldr	r3, [pc, #128]	@ (8003838 <vTaskStartScheduler+0xc0>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d002      	beq.n	80037c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037bc:	2301      	movs	r3, #1
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	e001      	b.n	80037c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d102      	bne.n	80037d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80037cc:	f000 fd04 	bl	80041d8 <xTimerCreateTimerTask>
 80037d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d116      	bne.n	8003806 <vTaskStartScheduler+0x8e>
	__asm volatile
 80037d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037dc:	f383 8811 	msr	BASEPRI, r3
 80037e0:	f3bf 8f6f 	isb	sy
 80037e4:	f3bf 8f4f 	dsb	sy
 80037e8:	613b      	str	r3, [r7, #16]
}
 80037ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80037ec:	4b13      	ldr	r3, [pc, #76]	@ (800383c <vTaskStartScheduler+0xc4>)
 80037ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80037f4:	4b12      	ldr	r3, [pc, #72]	@ (8003840 <vTaskStartScheduler+0xc8>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80037fa:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <vTaskStartScheduler+0xcc>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003800:	f001 f8ce 	bl	80049a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003804:	e00f      	b.n	8003826 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800380c:	d10b      	bne.n	8003826 <vTaskStartScheduler+0xae>
	__asm volatile
 800380e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003812:	f383 8811 	msr	BASEPRI, r3
 8003816:	f3bf 8f6f 	isb	sy
 800381a:	f3bf 8f4f 	dsb	sy
 800381e:	60fb      	str	r3, [r7, #12]
}
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	e7fd      	b.n	8003822 <vTaskStartScheduler+0xaa>
}
 8003826:	bf00      	nop
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	080051c0 	.word	0x080051c0
 8003834:	08003e69 	.word	0x08003e69
 8003838:	20000cac 	.word	0x20000cac
 800383c:	20000ca8 	.word	0x20000ca8
 8003840:	20000c94 	.word	0x20000c94
 8003844:	20000c8c 	.word	0x20000c8c

08003848 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800384c:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <vTaskSuspendAll+0x18>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3301      	adds	r3, #1
 8003852:	4a03      	ldr	r2, [pc, #12]	@ (8003860 <vTaskSuspendAll+0x18>)
 8003854:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003856:	bf00      	nop
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	20000cb0 	.word	0x20000cb0

08003864 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003872:	4b42      	ldr	r3, [pc, #264]	@ (800397c <xTaskResumeAll+0x118>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10b      	bne.n	8003892 <xTaskResumeAll+0x2e>
	__asm volatile
 800387a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387e:	f383 8811 	msr	BASEPRI, r3
 8003882:	f3bf 8f6f 	isb	sy
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	603b      	str	r3, [r7, #0]
}
 800388c:	bf00      	nop
 800388e:	bf00      	nop
 8003890:	e7fd      	b.n	800388e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003892:	f001 f929 	bl	8004ae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003896:	4b39      	ldr	r3, [pc, #228]	@ (800397c <xTaskResumeAll+0x118>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	3b01      	subs	r3, #1
 800389c:	4a37      	ldr	r2, [pc, #220]	@ (800397c <xTaskResumeAll+0x118>)
 800389e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038a0:	4b36      	ldr	r3, [pc, #216]	@ (800397c <xTaskResumeAll+0x118>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d162      	bne.n	800396e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038a8:	4b35      	ldr	r3, [pc, #212]	@ (8003980 <xTaskResumeAll+0x11c>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d05e      	beq.n	800396e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038b0:	e02f      	b.n	8003912 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038b2:	4b34      	ldr	r3, [pc, #208]	@ (8003984 <xTaskResumeAll+0x120>)
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	3318      	adds	r3, #24
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fe ff7e 	bl	80027c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	3304      	adds	r3, #4
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fe ff79 	bl	80027c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003988 <xTaskResumeAll+0x124>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d903      	bls.n	80038e2 <xTaskResumeAll+0x7e>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038de:	4a2a      	ldr	r2, [pc, #168]	@ (8003988 <xTaskResumeAll+0x124>)
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4a27      	ldr	r2, [pc, #156]	@ (800398c <xTaskResumeAll+0x128>)
 80038f0:	441a      	add	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	3304      	adds	r3, #4
 80038f6:	4619      	mov	r1, r3
 80038f8:	4610      	mov	r0, r2
 80038fa:	f7fe ff04 	bl	8002706 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003902:	4b23      	ldr	r3, [pc, #140]	@ (8003990 <xTaskResumeAll+0x12c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003908:	429a      	cmp	r2, r3
 800390a:	d302      	bcc.n	8003912 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800390c:	4b21      	ldr	r3, [pc, #132]	@ (8003994 <xTaskResumeAll+0x130>)
 800390e:	2201      	movs	r2, #1
 8003910:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003912:	4b1c      	ldr	r3, [pc, #112]	@ (8003984 <xTaskResumeAll+0x120>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1cb      	bne.n	80038b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003920:	f000 fb58 	bl	8003fd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003924:	4b1c      	ldr	r3, [pc, #112]	@ (8003998 <xTaskResumeAll+0x134>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d010      	beq.n	8003952 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003930:	f000 f846 	bl	80039c0 <xTaskIncrementTick>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800393a:	4b16      	ldr	r3, [pc, #88]	@ (8003994 <xTaskResumeAll+0x130>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3b01      	subs	r3, #1
 8003944:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f1      	bne.n	8003930 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800394c:	4b12      	ldr	r3, [pc, #72]	@ (8003998 <xTaskResumeAll+0x134>)
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003952:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <xTaskResumeAll+0x130>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800395a:	2301      	movs	r3, #1
 800395c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800395e:	4b0f      	ldr	r3, [pc, #60]	@ (800399c <xTaskResumeAll+0x138>)
 8003960:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	f3bf 8f4f 	dsb	sy
 800396a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800396e:	f001 f8ed 	bl	8004b4c <vPortExitCritical>

	return xAlreadyYielded;
 8003972:	68bb      	ldr	r3, [r7, #8]
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	20000cb0 	.word	0x20000cb0
 8003980:	20000c88 	.word	0x20000c88
 8003984:	20000c48 	.word	0x20000c48
 8003988:	20000c90 	.word	0x20000c90
 800398c:	200007b8 	.word	0x200007b8
 8003990:	200007b4 	.word	0x200007b4
 8003994:	20000c9c 	.word	0x20000c9c
 8003998:	20000c98 	.word	0x20000c98
 800399c:	e000ed04 	.word	0xe000ed04

080039a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80039a6:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <xTaskGetTickCount+0x1c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80039ac:	687b      	ldr	r3, [r7, #4]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000c8c 	.word	0x20000c8c

080039c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039ca:	4b4f      	ldr	r3, [pc, #316]	@ (8003b08 <xTaskIncrementTick+0x148>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f040 8090 	bne.w	8003af4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039d4:	4b4d      	ldr	r3, [pc, #308]	@ (8003b0c <xTaskIncrementTick+0x14c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	3301      	adds	r3, #1
 80039da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039dc:	4a4b      	ldr	r2, [pc, #300]	@ (8003b0c <xTaskIncrementTick+0x14c>)
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d121      	bne.n	8003a2c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80039e8:	4b49      	ldr	r3, [pc, #292]	@ (8003b10 <xTaskIncrementTick+0x150>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00b      	beq.n	8003a0a <xTaskIncrementTick+0x4a>
	__asm volatile
 80039f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f6:	f383 8811 	msr	BASEPRI, r3
 80039fa:	f3bf 8f6f 	isb	sy
 80039fe:	f3bf 8f4f 	dsb	sy
 8003a02:	603b      	str	r3, [r7, #0]
}
 8003a04:	bf00      	nop
 8003a06:	bf00      	nop
 8003a08:	e7fd      	b.n	8003a06 <xTaskIncrementTick+0x46>
 8003a0a:	4b41      	ldr	r3, [pc, #260]	@ (8003b10 <xTaskIncrementTick+0x150>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	60fb      	str	r3, [r7, #12]
 8003a10:	4b40      	ldr	r3, [pc, #256]	@ (8003b14 <xTaskIncrementTick+0x154>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a3e      	ldr	r2, [pc, #248]	@ (8003b10 <xTaskIncrementTick+0x150>)
 8003a16:	6013      	str	r3, [r2, #0]
 8003a18:	4a3e      	ldr	r2, [pc, #248]	@ (8003b14 <xTaskIncrementTick+0x154>)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b18 <xTaskIncrementTick+0x158>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3301      	adds	r3, #1
 8003a24:	4a3c      	ldr	r2, [pc, #240]	@ (8003b18 <xTaskIncrementTick+0x158>)
 8003a26:	6013      	str	r3, [r2, #0]
 8003a28:	f000 fad4 	bl	8003fd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b1c <xTaskIncrementTick+0x15c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d349      	bcc.n	8003aca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a36:	4b36      	ldr	r3, [pc, #216]	@ (8003b10 <xTaskIncrementTick+0x150>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d104      	bne.n	8003a4a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a40:	4b36      	ldr	r3, [pc, #216]	@ (8003b1c <xTaskIncrementTick+0x15c>)
 8003a42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a46:	601a      	str	r2, [r3, #0]
					break;
 8003a48:	e03f      	b.n	8003aca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a4a:	4b31      	ldr	r3, [pc, #196]	@ (8003b10 <xTaskIncrementTick+0x150>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d203      	bcs.n	8003a6a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a62:	4a2e      	ldr	r2, [pc, #184]	@ (8003b1c <xTaskIncrementTick+0x15c>)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a68:	e02f      	b.n	8003aca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe fea6 	bl	80027c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d004      	beq.n	8003a86 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	3318      	adds	r3, #24
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe fe9d 	bl	80027c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a8a:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <xTaskIncrementTick+0x160>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d903      	bls.n	8003a9a <xTaskIncrementTick+0xda>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <xTaskIncrementTick+0x160>)
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8003b24 <xTaskIncrementTick+0x164>)
 8003aa8:	441a      	add	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	f7fe fe28 	bl	8002706 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aba:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <xTaskIncrementTick+0x168>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d3b8      	bcc.n	8003a36 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ac8:	e7b5      	b.n	8003a36 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003aca:	4b17      	ldr	r3, [pc, #92]	@ (8003b28 <xTaskIncrementTick+0x168>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad0:	4914      	ldr	r1, [pc, #80]	@ (8003b24 <xTaskIncrementTick+0x164>)
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	440b      	add	r3, r1
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d901      	bls.n	8003ae6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ae6:	4b11      	ldr	r3, [pc, #68]	@ (8003b2c <xTaskIncrementTick+0x16c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003aee:	2301      	movs	r3, #1
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e004      	b.n	8003afe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003af4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b30 <xTaskIncrementTick+0x170>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3301      	adds	r3, #1
 8003afa:	4a0d      	ldr	r2, [pc, #52]	@ (8003b30 <xTaskIncrementTick+0x170>)
 8003afc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003afe:	697b      	ldr	r3, [r7, #20]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	20000cb0 	.word	0x20000cb0
 8003b0c:	20000c8c 	.word	0x20000c8c
 8003b10:	20000c40 	.word	0x20000c40
 8003b14:	20000c44 	.word	0x20000c44
 8003b18:	20000ca0 	.word	0x20000ca0
 8003b1c:	20000ca8 	.word	0x20000ca8
 8003b20:	20000c90 	.word	0x20000c90
 8003b24:	200007b8 	.word	0x200007b8
 8003b28:	200007b4 	.word	0x200007b4
 8003b2c:	20000c9c 	.word	0x20000c9c
 8003b30:	20000c98 	.word	0x20000c98

08003b34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b3a:	4b28      	ldr	r3, [pc, #160]	@ (8003bdc <vTaskSwitchContext+0xa8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b42:	4b27      	ldr	r3, [pc, #156]	@ (8003be0 <vTaskSwitchContext+0xac>)
 8003b44:	2201      	movs	r2, #1
 8003b46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b48:	e042      	b.n	8003bd0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003b4a:	4b25      	ldr	r3, [pc, #148]	@ (8003be0 <vTaskSwitchContext+0xac>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b50:	4b24      	ldr	r3, [pc, #144]	@ (8003be4 <vTaskSwitchContext+0xb0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	e011      	b.n	8003b7c <vTaskSwitchContext+0x48>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10b      	bne.n	8003b76 <vTaskSwitchContext+0x42>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	607b      	str	r3, [r7, #4]
}
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <vTaskSwitchContext+0x3e>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	491a      	ldr	r1, [pc, #104]	@ (8003be8 <vTaskSwitchContext+0xb4>)
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0e3      	beq.n	8003b58 <vTaskSwitchContext+0x24>
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4a13      	ldr	r2, [pc, #76]	@ (8003be8 <vTaskSwitchContext+0xb4>)
 8003b9c:	4413      	add	r3, r2
 8003b9e:	60bb      	str	r3, [r7, #8]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	605a      	str	r2, [r3, #4]
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	3308      	adds	r3, #8
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d104      	bne.n	8003bc0 <vTaskSwitchContext+0x8c>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	605a      	str	r2, [r3, #4]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	4a09      	ldr	r2, [pc, #36]	@ (8003bec <vTaskSwitchContext+0xb8>)
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	4a06      	ldr	r2, [pc, #24]	@ (8003be4 <vTaskSwitchContext+0xb0>)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6013      	str	r3, [r2, #0]
}
 8003bd0:	bf00      	nop
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	20000cb0 	.word	0x20000cb0
 8003be0:	20000c9c 	.word	0x20000c9c
 8003be4:	20000c90 	.word	0x20000c90
 8003be8:	200007b8 	.word	0x200007b8
 8003bec:	200007b4 	.word	0x200007b4

08003bf0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10b      	bne.n	8003c18 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60fb      	str	r3, [r7, #12]
}
 8003c12:	bf00      	nop
 8003c14:	bf00      	nop
 8003c16:	e7fd      	b.n	8003c14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c18:	4b07      	ldr	r3, [pc, #28]	@ (8003c38 <vTaskPlaceOnEventList+0x48>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3318      	adds	r3, #24
 8003c1e:	4619      	mov	r1, r3
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7fe fd94 	bl	800274e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c26:	2101      	movs	r1, #1
 8003c28:	6838      	ldr	r0, [r7, #0]
 8003c2a:	f000 fa81 	bl	8004130 <prvAddCurrentTaskToDelayedList>
}
 8003c2e:	bf00      	nop
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	200007b4 	.word	0x200007b4

08003c3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10b      	bne.n	8003c66 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	617b      	str	r3, [r7, #20]
}
 8003c60:	bf00      	nop
 8003c62:	bf00      	nop
 8003c64:	e7fd      	b.n	8003c62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c66:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <vTaskPlaceOnEventListRestricted+0x54>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	3318      	adds	r3, #24
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f7fe fd49 	bl	8002706 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d002      	beq.n	8003c80 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c7e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	68b8      	ldr	r0, [r7, #8]
 8003c84:	f000 fa54 	bl	8004130 <prvAddCurrentTaskToDelayedList>
	}
 8003c88:	bf00      	nop
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	200007b4 	.word	0x200007b4

08003c94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10b      	bne.n	8003cc2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cae:	f383 8811 	msr	BASEPRI, r3
 8003cb2:	f3bf 8f6f 	isb	sy
 8003cb6:	f3bf 8f4f 	dsb	sy
 8003cba:	60fb      	str	r3, [r7, #12]
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	e7fd      	b.n	8003cbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	3318      	adds	r3, #24
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe fd7a 	bl	80027c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d44 <xTaskRemoveFromEventList+0xb0>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d11d      	bne.n	8003d10 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7fe fd71 	bl	80027c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ce2:	4b19      	ldr	r3, [pc, #100]	@ (8003d48 <xTaskRemoveFromEventList+0xb4>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d903      	bls.n	8003cf2 <xTaskRemoveFromEventList+0x5e>
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cee:	4a16      	ldr	r2, [pc, #88]	@ (8003d48 <xTaskRemoveFromEventList+0xb4>)
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4a13      	ldr	r2, [pc, #76]	@ (8003d4c <xTaskRemoveFromEventList+0xb8>)
 8003d00:	441a      	add	r2, r3
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	3304      	adds	r3, #4
 8003d06:	4619      	mov	r1, r3
 8003d08:	4610      	mov	r0, r2
 8003d0a:	f7fe fcfc 	bl	8002706 <vListInsertEnd>
 8003d0e:	e005      	b.n	8003d1c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	3318      	adds	r3, #24
 8003d14:	4619      	mov	r1, r3
 8003d16:	480e      	ldr	r0, [pc, #56]	@ (8003d50 <xTaskRemoveFromEventList+0xbc>)
 8003d18:	f7fe fcf5 	bl	8002706 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d20:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <xTaskRemoveFromEventList+0xc0>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d905      	bls.n	8003d36 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <xTaskRemoveFromEventList+0xc4>)
 8003d30:	2201      	movs	r2, #1
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	e001      	b.n	8003d3a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003d3a:	697b      	ldr	r3, [r7, #20]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3718      	adds	r7, #24
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000cb0 	.word	0x20000cb0
 8003d48:	20000c90 	.word	0x20000c90
 8003d4c:	200007b8 	.word	0x200007b8
 8003d50:	20000c48 	.word	0x20000c48
 8003d54:	200007b4 	.word	0x200007b4
 8003d58:	20000c9c 	.word	0x20000c9c

08003d5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d64:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <vTaskInternalSetTimeOutState+0x24>)
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003d6c:	4b05      	ldr	r3, [pc, #20]	@ (8003d84 <vTaskInternalSetTimeOutState+0x28>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	605a      	str	r2, [r3, #4]
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	20000ca0 	.word	0x20000ca0
 8003d84:	20000c8c 	.word	0x20000c8c

08003d88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b088      	sub	sp, #32
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10b      	bne.n	8003db0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	613b      	str	r3, [r7, #16]
}
 8003daa:	bf00      	nop
 8003dac:	bf00      	nop
 8003dae:	e7fd      	b.n	8003dac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10b      	bne.n	8003dce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	60fb      	str	r3, [r7, #12]
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	e7fd      	b.n	8003dca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003dce:	f000 fe8b 	bl	8004ae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e48 <xTaskCheckForTimeOut+0xc0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dea:	d102      	bne.n	8003df2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61fb      	str	r3, [r7, #28]
 8003df0:	e023      	b.n	8003e3a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	4b15      	ldr	r3, [pc, #84]	@ (8003e4c <xTaskCheckForTimeOut+0xc4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d007      	beq.n	8003e0e <xTaskCheckForTimeOut+0x86>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d302      	bcc.n	8003e0e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	61fb      	str	r3, [r7, #28]
 8003e0c:	e015      	b.n	8003e3a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d20b      	bcs.n	8003e30 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	1ad2      	subs	r2, r2, r3
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff ff99 	bl	8003d5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61fb      	str	r3, [r7, #28]
 8003e2e:	e004      	b.n	8003e3a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2200      	movs	r2, #0
 8003e34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003e36:	2301      	movs	r3, #1
 8003e38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003e3a:	f000 fe87 	bl	8004b4c <vPortExitCritical>

	return xReturn;
 8003e3e:	69fb      	ldr	r3, [r7, #28]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3720      	adds	r7, #32
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20000c8c 	.word	0x20000c8c
 8003e4c:	20000ca0 	.word	0x20000ca0

08003e50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003e54:	4b03      	ldr	r3, [pc, #12]	@ (8003e64 <vTaskMissedYield+0x14>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	601a      	str	r2, [r3, #0]
}
 8003e5a:	bf00      	nop
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	20000c9c 	.word	0x20000c9c

08003e68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e70:	f000 f852 	bl	8003f18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e74:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <prvIdleTask+0x28>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d9f9      	bls.n	8003e70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003e7c:	4b05      	ldr	r3, [pc, #20]	@ (8003e94 <prvIdleTask+0x2c>)
 8003e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003e8c:	e7f0      	b.n	8003e70 <prvIdleTask+0x8>
 8003e8e:	bf00      	nop
 8003e90:	200007b8 	.word	0x200007b8
 8003e94:	e000ed04 	.word	0xe000ed04

08003e98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	607b      	str	r3, [r7, #4]
 8003ea2:	e00c      	b.n	8003ebe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4a12      	ldr	r2, [pc, #72]	@ (8003ef8 <prvInitialiseTaskLists+0x60>)
 8003eb0:	4413      	add	r3, r2
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fe fbfa 	bl	80026ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3301      	adds	r3, #1
 8003ebc:	607b      	str	r3, [r7, #4]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b37      	cmp	r3, #55	@ 0x37
 8003ec2:	d9ef      	bls.n	8003ea4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ec4:	480d      	ldr	r0, [pc, #52]	@ (8003efc <prvInitialiseTaskLists+0x64>)
 8003ec6:	f7fe fbf1 	bl	80026ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003eca:	480d      	ldr	r0, [pc, #52]	@ (8003f00 <prvInitialiseTaskLists+0x68>)
 8003ecc:	f7fe fbee 	bl	80026ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ed0:	480c      	ldr	r0, [pc, #48]	@ (8003f04 <prvInitialiseTaskLists+0x6c>)
 8003ed2:	f7fe fbeb 	bl	80026ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003ed6:	480c      	ldr	r0, [pc, #48]	@ (8003f08 <prvInitialiseTaskLists+0x70>)
 8003ed8:	f7fe fbe8 	bl	80026ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003edc:	480b      	ldr	r0, [pc, #44]	@ (8003f0c <prvInitialiseTaskLists+0x74>)
 8003ede:	f7fe fbe5 	bl	80026ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <prvInitialiseTaskLists+0x78>)
 8003ee4:	4a05      	ldr	r2, [pc, #20]	@ (8003efc <prvInitialiseTaskLists+0x64>)
 8003ee6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f14 <prvInitialiseTaskLists+0x7c>)
 8003eea:	4a05      	ldr	r2, [pc, #20]	@ (8003f00 <prvInitialiseTaskLists+0x68>)
 8003eec:	601a      	str	r2, [r3, #0]
}
 8003eee:	bf00      	nop
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	200007b8 	.word	0x200007b8
 8003efc:	20000c18 	.word	0x20000c18
 8003f00:	20000c2c 	.word	0x20000c2c
 8003f04:	20000c48 	.word	0x20000c48
 8003f08:	20000c5c 	.word	0x20000c5c
 8003f0c:	20000c74 	.word	0x20000c74
 8003f10:	20000c40 	.word	0x20000c40
 8003f14:	20000c44 	.word	0x20000c44

08003f18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f1e:	e019      	b.n	8003f54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003f20:	f000 fde2 	bl	8004ae8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f24:	4b10      	ldr	r3, [pc, #64]	@ (8003f68 <prvCheckTasksWaitingTermination+0x50>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3304      	adds	r3, #4
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe fc45 	bl	80027c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f36:	4b0d      	ldr	r3, [pc, #52]	@ (8003f6c <prvCheckTasksWaitingTermination+0x54>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003f6c <prvCheckTasksWaitingTermination+0x54>)
 8003f3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f40:	4b0b      	ldr	r3, [pc, #44]	@ (8003f70 <prvCheckTasksWaitingTermination+0x58>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	4a0a      	ldr	r2, [pc, #40]	@ (8003f70 <prvCheckTasksWaitingTermination+0x58>)
 8003f48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f4a:	f000 fdff 	bl	8004b4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f810 	bl	8003f74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f54:	4b06      	ldr	r3, [pc, #24]	@ (8003f70 <prvCheckTasksWaitingTermination+0x58>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1e1      	bne.n	8003f20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000c5c 	.word	0x20000c5c
 8003f6c:	20000c88 	.word	0x20000c88
 8003f70:	20000c70 	.word	0x20000c70

08003f74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d108      	bne.n	8003f98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 ff9c 	bl	8004ec8 <vPortFree>
				vPortFree( pxTCB );
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 ff99 	bl	8004ec8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003f96:	e019      	b.n	8003fcc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d103      	bne.n	8003faa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 ff90 	bl	8004ec8 <vPortFree>
	}
 8003fa8:	e010      	b.n	8003fcc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d00b      	beq.n	8003fcc <prvDeleteTCB+0x58>
	__asm volatile
 8003fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	60fb      	str	r3, [r7, #12]
}
 8003fc6:	bf00      	nop
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <prvDeleteTCB+0x54>
	}
 8003fcc:	bf00      	nop
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fda:	4b0c      	ldr	r3, [pc, #48]	@ (800400c <prvResetNextTaskUnblockTime+0x38>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d104      	bne.n	8003fee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8004010 <prvResetNextTaskUnblockTime+0x3c>)
 8003fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003fec:	e008      	b.n	8004000 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fee:	4b07      	ldr	r3, [pc, #28]	@ (800400c <prvResetNextTaskUnblockTime+0x38>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a04      	ldr	r2, [pc, #16]	@ (8004010 <prvResetNextTaskUnblockTime+0x3c>)
 8003ffe:	6013      	str	r3, [r2, #0]
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	20000c40 	.word	0x20000c40
 8004010:	20000ca8 	.word	0x20000ca8

08004014 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800401a:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <xTaskGetSchedulerState+0x34>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d102      	bne.n	8004028 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004022:	2301      	movs	r3, #1
 8004024:	607b      	str	r3, [r7, #4]
 8004026:	e008      	b.n	800403a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004028:	4b08      	ldr	r3, [pc, #32]	@ (800404c <xTaskGetSchedulerState+0x38>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d102      	bne.n	8004036 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004030:	2302      	movs	r3, #2
 8004032:	607b      	str	r3, [r7, #4]
 8004034:	e001      	b.n	800403a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004036:	2300      	movs	r3, #0
 8004038:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800403a:	687b      	ldr	r3, [r7, #4]
	}
 800403c:	4618      	mov	r0, r3
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	20000c94 	.word	0x20000c94
 800404c:	20000cb0 	.word	0x20000cb0

08004050 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d058      	beq.n	8004118 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004066:	4b2f      	ldr	r3, [pc, #188]	@ (8004124 <xTaskPriorityDisinherit+0xd4>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	429a      	cmp	r2, r3
 800406e:	d00b      	beq.n	8004088 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004074:	f383 8811 	msr	BASEPRI, r3
 8004078:	f3bf 8f6f 	isb	sy
 800407c:	f3bf 8f4f 	dsb	sy
 8004080:	60fb      	str	r3, [r7, #12]
}
 8004082:	bf00      	nop
 8004084:	bf00      	nop
 8004086:	e7fd      	b.n	8004084 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10b      	bne.n	80040a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	60bb      	str	r3, [r7, #8]
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ac:	1e5a      	subs	r2, r3, #1
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d02c      	beq.n	8004118 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d128      	bne.n	8004118 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	3304      	adds	r3, #4
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fb78 	bl	80027c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004128 <xTaskPriorityDisinherit+0xd8>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d903      	bls.n	80040f8 <xTaskPriorityDisinherit+0xa8>
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004128 <xTaskPriorityDisinherit+0xd8>)
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4a09      	ldr	r2, [pc, #36]	@ (800412c <xTaskPriorityDisinherit+0xdc>)
 8004106:	441a      	add	r2, r3
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	3304      	adds	r3, #4
 800410c:	4619      	mov	r1, r3
 800410e:	4610      	mov	r0, r2
 8004110:	f7fe faf9 	bl	8002706 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004114:	2301      	movs	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004118:	697b      	ldr	r3, [r7, #20]
	}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	200007b4 	.word	0x200007b4
 8004128:	20000c90 	.word	0x20000c90
 800412c:	200007b8 	.word	0x200007b8

08004130 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800413a:	4b21      	ldr	r3, [pc, #132]	@ (80041c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004140:	4b20      	ldr	r3, [pc, #128]	@ (80041c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3304      	adds	r3, #4
 8004146:	4618      	mov	r0, r3
 8004148:	f7fe fb3a 	bl	80027c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004152:	d10a      	bne.n	800416a <prvAddCurrentTaskToDelayedList+0x3a>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800415a:	4b1a      	ldr	r3, [pc, #104]	@ (80041c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3304      	adds	r3, #4
 8004160:	4619      	mov	r1, r3
 8004162:	4819      	ldr	r0, [pc, #100]	@ (80041c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004164:	f7fe facf 	bl	8002706 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004168:	e026      	b.n	80041b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4413      	add	r3, r2
 8004170:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004172:	4b14      	ldr	r3, [pc, #80]	@ (80041c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	429a      	cmp	r2, r3
 8004180:	d209      	bcs.n	8004196 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004182:	4b12      	ldr	r3, [pc, #72]	@ (80041cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	4b0f      	ldr	r3, [pc, #60]	@ (80041c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	3304      	adds	r3, #4
 800418c:	4619      	mov	r1, r3
 800418e:	4610      	mov	r0, r2
 8004190:	f7fe fadd 	bl	800274e <vListInsert>
}
 8004194:	e010      	b.n	80041b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004196:	4b0e      	ldr	r3, [pc, #56]	@ (80041d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	4b0a      	ldr	r3, [pc, #40]	@ (80041c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3304      	adds	r3, #4
 80041a0:	4619      	mov	r1, r3
 80041a2:	4610      	mov	r0, r2
 80041a4:	f7fe fad3 	bl	800274e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80041a8:	4b0a      	ldr	r3, [pc, #40]	@ (80041d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d202      	bcs.n	80041b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80041b2:	4a08      	ldr	r2, [pc, #32]	@ (80041d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	6013      	str	r3, [r2, #0]
}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	20000c8c 	.word	0x20000c8c
 80041c4:	200007b4 	.word	0x200007b4
 80041c8:	20000c74 	.word	0x20000c74
 80041cc:	20000c44 	.word	0x20000c44
 80041d0:	20000c40 	.word	0x20000c40
 80041d4:	20000ca8 	.word	0x20000ca8

080041d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08a      	sub	sp, #40	@ 0x28
 80041dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80041e2:	f000 fb13 	bl	800480c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80041e6:	4b1d      	ldr	r3, [pc, #116]	@ (800425c <xTimerCreateTimerTask+0x84>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d021      	beq.n	8004232 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80041f6:	1d3a      	adds	r2, r7, #4
 80041f8:	f107 0108 	add.w	r1, r7, #8
 80041fc:	f107 030c 	add.w	r3, r7, #12
 8004200:	4618      	mov	r0, r3
 8004202:	f7fe fa39 	bl	8002678 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	9202      	str	r2, [sp, #8]
 800420e:	9301      	str	r3, [sp, #4]
 8004210:	2302      	movs	r3, #2
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	2300      	movs	r3, #0
 8004216:	460a      	mov	r2, r1
 8004218:	4911      	ldr	r1, [pc, #68]	@ (8004260 <xTimerCreateTimerTask+0x88>)
 800421a:	4812      	ldr	r0, [pc, #72]	@ (8004264 <xTimerCreateTimerTask+0x8c>)
 800421c:	f7fe fff4 	bl	8003208 <xTaskCreateStatic>
 8004220:	4603      	mov	r3, r0
 8004222:	4a11      	ldr	r2, [pc, #68]	@ (8004268 <xTimerCreateTimerTask+0x90>)
 8004224:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004226:	4b10      	ldr	r3, [pc, #64]	@ (8004268 <xTimerCreateTimerTask+0x90>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800422e:	2301      	movs	r3, #1
 8004230:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10b      	bne.n	8004250 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423c:	f383 8811 	msr	BASEPRI, r3
 8004240:	f3bf 8f6f 	isb	sy
 8004244:	f3bf 8f4f 	dsb	sy
 8004248:	613b      	str	r3, [r7, #16]
}
 800424a:	bf00      	nop
 800424c:	bf00      	nop
 800424e:	e7fd      	b.n	800424c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004250:	697b      	ldr	r3, [r7, #20]
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20000ce4 	.word	0x20000ce4
 8004260:	080051c8 	.word	0x080051c8
 8004264:	080043a5 	.word	0x080043a5
 8004268:	20000ce8 	.word	0x20000ce8

0800426c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08a      	sub	sp, #40	@ 0x28
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800427a:	2300      	movs	r3, #0
 800427c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <xTimerGenericCommand+0x30>
	__asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	623b      	str	r3, [r7, #32]
}
 8004296:	bf00      	nop
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800429c:	4b19      	ldr	r3, [pc, #100]	@ (8004304 <xTimerGenericCommand+0x98>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d02a      	beq.n	80042fa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	dc18      	bgt.n	80042e8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80042b6:	f7ff fead 	bl	8004014 <xTaskGetSchedulerState>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d109      	bne.n	80042d4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80042c0:	4b10      	ldr	r3, [pc, #64]	@ (8004304 <xTimerGenericCommand+0x98>)
 80042c2:	6818      	ldr	r0, [r3, #0]
 80042c4:	f107 0110 	add.w	r1, r7, #16
 80042c8:	2300      	movs	r3, #0
 80042ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042cc:	f7fe fbac 	bl	8002a28 <xQueueGenericSend>
 80042d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80042d2:	e012      	b.n	80042fa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80042d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004304 <xTimerGenericCommand+0x98>)
 80042d6:	6818      	ldr	r0, [r3, #0]
 80042d8:	f107 0110 	add.w	r1, r7, #16
 80042dc:	2300      	movs	r3, #0
 80042de:	2200      	movs	r2, #0
 80042e0:	f7fe fba2 	bl	8002a28 <xQueueGenericSend>
 80042e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80042e6:	e008      	b.n	80042fa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80042e8:	4b06      	ldr	r3, [pc, #24]	@ (8004304 <xTimerGenericCommand+0x98>)
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	f107 0110 	add.w	r1, r7, #16
 80042f0:	2300      	movs	r3, #0
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	f7fe fc9a 	bl	8002c2c <xQueueGenericSendFromISR>
 80042f8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3728      	adds	r7, #40	@ 0x28
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	20000ce4 	.word	0x20000ce4

08004308 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b088      	sub	sp, #32
 800430c:	af02      	add	r7, sp, #8
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004312:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <prvProcessExpiredTimer+0x98>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	3304      	adds	r3, #4
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe fa4d 	bl	80027c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d023      	beq.n	800437c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	699a      	ldr	r2, [r3, #24]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	18d1      	adds	r1, r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	6978      	ldr	r0, [r7, #20]
 8004342:	f000 f8d5 	bl	80044f0 <prvInsertTimerInActiveList>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d020      	beq.n	800438e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800434c:	2300      	movs	r3, #0
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2300      	movs	r3, #0
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	2100      	movs	r1, #0
 8004356:	6978      	ldr	r0, [r7, #20]
 8004358:	f7ff ff88 	bl	800426c <xTimerGenericCommand>
 800435c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d114      	bne.n	800438e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004368:	f383 8811 	msr	BASEPRI, r3
 800436c:	f3bf 8f6f 	isb	sy
 8004370:	f3bf 8f4f 	dsb	sy
 8004374:	60fb      	str	r3, [r7, #12]
}
 8004376:	bf00      	nop
 8004378:	bf00      	nop
 800437a:	e7fd      	b.n	8004378 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	b2da      	uxtb	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	6978      	ldr	r0, [r7, #20]
 8004394:	4798      	blx	r3
}
 8004396:	bf00      	nop
 8004398:	3718      	adds	r7, #24
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	20000cdc 	.word	0x20000cdc

080043a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043ac:	f107 0308 	add.w	r3, r7, #8
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 f859 	bl	8004468 <prvGetNextExpireTime>
 80043b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	4619      	mov	r1, r3
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 f805 	bl	80043cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80043c2:	f000 f8d7 	bl	8004574 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043c6:	bf00      	nop
 80043c8:	e7f0      	b.n	80043ac <prvTimerTask+0x8>
	...

080043cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80043d6:	f7ff fa37 	bl	8003848 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043da:	f107 0308 	add.w	r3, r7, #8
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 f866 	bl	80044b0 <prvSampleTimeNow>
 80043e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d130      	bne.n	800444e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10a      	bne.n	8004408 <prvProcessTimerOrBlockTask+0x3c>
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d806      	bhi.n	8004408 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80043fa:	f7ff fa33 	bl	8003864 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80043fe:	68f9      	ldr	r1, [r7, #12]
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7ff ff81 	bl	8004308 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004406:	e024      	b.n	8004452 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d008      	beq.n	8004420 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800440e:	4b13      	ldr	r3, [pc, #76]	@ (800445c <prvProcessTimerOrBlockTask+0x90>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <prvProcessTimerOrBlockTask+0x50>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <prvProcessTimerOrBlockTask+0x52>
 800441c:	2300      	movs	r3, #0
 800441e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004420:	4b0f      	ldr	r3, [pc, #60]	@ (8004460 <prvProcessTimerOrBlockTask+0x94>)
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	4619      	mov	r1, r3
 800442e:	f7fe feb7 	bl	80031a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004432:	f7ff fa17 	bl	8003864 <xTaskResumeAll>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10a      	bne.n	8004452 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800443c:	4b09      	ldr	r3, [pc, #36]	@ (8004464 <prvProcessTimerOrBlockTask+0x98>)
 800443e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	f3bf 8f4f 	dsb	sy
 8004448:	f3bf 8f6f 	isb	sy
}
 800444c:	e001      	b.n	8004452 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800444e:	f7ff fa09 	bl	8003864 <xTaskResumeAll>
}
 8004452:	bf00      	nop
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	20000ce0 	.word	0x20000ce0
 8004460:	20000ce4 	.word	0x20000ce4
 8004464:	e000ed04 	.word	0xe000ed04

08004468 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004470:	4b0e      	ldr	r3, [pc, #56]	@ (80044ac <prvGetNextExpireTime+0x44>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <prvGetNextExpireTime+0x16>
 800447a:	2201      	movs	r2, #1
 800447c:	e000      	b.n	8004480 <prvGetNextExpireTime+0x18>
 800447e:	2200      	movs	r2, #0
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d105      	bne.n	8004498 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800448c:	4b07      	ldr	r3, [pc, #28]	@ (80044ac <prvGetNextExpireTime+0x44>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	60fb      	str	r3, [r7, #12]
 8004496:	e001      	b.n	800449c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800449c:	68fb      	ldr	r3, [r7, #12]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	20000cdc 	.word	0x20000cdc

080044b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80044b8:	f7ff fa72 	bl	80039a0 <xTaskGetTickCount>
 80044bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80044be:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <prvSampleTimeNow+0x3c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d205      	bcs.n	80044d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80044c8:	f000 f93a 	bl	8004740 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	e002      	b.n	80044da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80044da:	4a04      	ldr	r2, [pc, #16]	@ (80044ec <prvSampleTimeNow+0x3c>)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80044e0:	68fb      	ldr	r3, [r7, #12]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	20000cec 	.word	0x20000cec

080044f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
 80044fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	429a      	cmp	r2, r3
 8004514:	d812      	bhi.n	800453c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	1ad2      	subs	r2, r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	429a      	cmp	r2, r3
 8004522:	d302      	bcc.n	800452a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004524:	2301      	movs	r3, #1
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	e01b      	b.n	8004562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800452a:	4b10      	ldr	r3, [pc, #64]	@ (800456c <prvInsertTimerInActiveList+0x7c>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	3304      	adds	r3, #4
 8004532:	4619      	mov	r1, r3
 8004534:	4610      	mov	r0, r2
 8004536:	f7fe f90a 	bl	800274e <vListInsert>
 800453a:	e012      	b.n	8004562 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	429a      	cmp	r2, r3
 8004542:	d206      	bcs.n	8004552 <prvInsertTimerInActiveList+0x62>
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d302      	bcc.n	8004552 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800454c:	2301      	movs	r3, #1
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	e007      	b.n	8004562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004552:	4b07      	ldr	r3, [pc, #28]	@ (8004570 <prvInsertTimerInActiveList+0x80>)
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	3304      	adds	r3, #4
 800455a:	4619      	mov	r1, r3
 800455c:	4610      	mov	r0, r2
 800455e:	f7fe f8f6 	bl	800274e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004562:	697b      	ldr	r3, [r7, #20]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000ce0 	.word	0x20000ce0
 8004570:	20000cdc 	.word	0x20000cdc

08004574 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08e      	sub	sp, #56	@ 0x38
 8004578:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800457a:	e0ce      	b.n	800471a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	da19      	bge.n	80045b6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004582:	1d3b      	adds	r3, r7, #4
 8004584:	3304      	adds	r3, #4
 8004586:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	61fb      	str	r3, [r7, #28]
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	e7fd      	b.n	80045a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80045a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045ac:	6850      	ldr	r0, [r2, #4]
 80045ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045b0:	6892      	ldr	r2, [r2, #8]
 80045b2:	4611      	mov	r1, r2
 80045b4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f2c0 80ae 	blt.w	800471a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80045c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d004      	beq.n	80045d4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045cc:	3304      	adds	r3, #4
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fe f8f6 	bl	80027c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045d4:	463b      	mov	r3, r7
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7ff ff6a 	bl	80044b0 <prvSampleTimeNow>
 80045dc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b09      	cmp	r3, #9
 80045e2:	f200 8097 	bhi.w	8004714 <prvProcessReceivedCommands+0x1a0>
 80045e6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ec <prvProcessReceivedCommands+0x78>)
 80045e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ec:	08004615 	.word	0x08004615
 80045f0:	08004615 	.word	0x08004615
 80045f4:	08004615 	.word	0x08004615
 80045f8:	0800468b 	.word	0x0800468b
 80045fc:	0800469f 	.word	0x0800469f
 8004600:	080046eb 	.word	0x080046eb
 8004604:	08004615 	.word	0x08004615
 8004608:	08004615 	.word	0x08004615
 800460c:	0800468b 	.word	0x0800468b
 8004610:	0800469f 	.word	0x0800469f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004616:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800461a:	f043 0301 	orr.w	r3, r3, #1
 800461e:	b2da      	uxtb	r2, r3
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	18d1      	adds	r1, r2, r3
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004634:	f7ff ff5c 	bl	80044f0 <prvInsertTimerInActiveList>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d06c      	beq.n	8004718 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004644:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004648:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d061      	beq.n	8004718 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	441a      	add	r2, r3
 800465c:	2300      	movs	r3, #0
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	2300      	movs	r3, #0
 8004662:	2100      	movs	r1, #0
 8004664:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004666:	f7ff fe01 	bl	800426c <xTimerGenericCommand>
 800466a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800466c:	6a3b      	ldr	r3, [r7, #32]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d152      	bne.n	8004718 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004676:	f383 8811 	msr	BASEPRI, r3
 800467a:	f3bf 8f6f 	isb	sy
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	61bb      	str	r3, [r7, #24]
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop
 8004688:	e7fd      	b.n	8004686 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800468a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004690:	f023 0301 	bic.w	r3, r3, #1
 8004694:	b2da      	uxtb	r2, r3
 8004696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004698:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800469c:	e03d      	b.n	800471a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800469e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046a4:	f043 0301 	orr.w	r3, r3, #1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10b      	bne.n	80046d6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80046be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c2:	f383 8811 	msr	BASEPRI, r3
 80046c6:	f3bf 8f6f 	isb	sy
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	617b      	str	r3, [r7, #20]
}
 80046d0:	bf00      	nop
 80046d2:	bf00      	nop
 80046d4:	e7fd      	b.n	80046d2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80046d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046dc:	18d1      	adds	r1, r2, r3
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046e4:	f7ff ff04 	bl	80044f0 <prvInsertTimerInActiveList>
					break;
 80046e8:	e017      	b.n	800471a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80046ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d103      	bne.n	8004700 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80046f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046fa:	f000 fbe5 	bl	8004ec8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80046fe:	e00c      	b.n	800471a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004702:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004706:	f023 0301 	bic.w	r3, r3, #1
 800470a:	b2da      	uxtb	r2, r3
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004712:	e002      	b.n	800471a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <prvProcessReceivedCommands+0x1a6>
					break;
 8004718:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800471a:	4b08      	ldr	r3, [pc, #32]	@ (800473c <prvProcessReceivedCommands+0x1c8>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	1d39      	adds	r1, r7, #4
 8004720:	2200      	movs	r2, #0
 8004722:	4618      	mov	r0, r3
 8004724:	f7fe fb20 	bl	8002d68 <xQueueReceive>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	f47f af26 	bne.w	800457c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	3730      	adds	r7, #48	@ 0x30
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000ce4 	.word	0x20000ce4

08004740 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b088      	sub	sp, #32
 8004744:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004746:	e049      	b.n	80047dc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004748:	4b2e      	ldr	r3, [pc, #184]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004752:	4b2c      	ldr	r3, [pc, #176]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	3304      	adds	r3, #4
 8004760:	4618      	mov	r0, r3
 8004762:	f7fe f82d 	bl	80027c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b00      	cmp	r3, #0
 800477a:	d02f      	beq.n	80047dc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	4413      	add	r3, r2
 8004784:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	429a      	cmp	r2, r3
 800478c:	d90e      	bls.n	80047ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800479a:	4b1a      	ldr	r3, [pc, #104]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	3304      	adds	r3, #4
 80047a2:	4619      	mov	r1, r3
 80047a4:	4610      	mov	r0, r2
 80047a6:	f7fd ffd2 	bl	800274e <vListInsert>
 80047aa:	e017      	b.n	80047dc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047ac:	2300      	movs	r3, #0
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	2300      	movs	r3, #0
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	2100      	movs	r1, #0
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7ff fd58 	bl	800426c <xTimerGenericCommand>
 80047bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10b      	bne.n	80047dc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	603b      	str	r3, [r7, #0]
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80047dc:	4b09      	ldr	r3, [pc, #36]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1b0      	bne.n	8004748 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80047e6:	4b07      	ldr	r3, [pc, #28]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80047ec:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <prvSwitchTimerLists+0xc8>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a04      	ldr	r2, [pc, #16]	@ (8004804 <prvSwitchTimerLists+0xc4>)
 80047f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80047f4:	4a04      	ldr	r2, [pc, #16]	@ (8004808 <prvSwitchTimerLists+0xc8>)
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	6013      	str	r3, [r2, #0]
}
 80047fa:	bf00      	nop
 80047fc:	3718      	adds	r7, #24
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20000cdc 	.word	0x20000cdc
 8004808:	20000ce0 	.word	0x20000ce0

0800480c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004812:	f000 f969 	bl	8004ae8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004816:	4b15      	ldr	r3, [pc, #84]	@ (800486c <prvCheckForValidListAndQueue+0x60>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d120      	bne.n	8004860 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800481e:	4814      	ldr	r0, [pc, #80]	@ (8004870 <prvCheckForValidListAndQueue+0x64>)
 8004820:	f7fd ff44 	bl	80026ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004824:	4813      	ldr	r0, [pc, #76]	@ (8004874 <prvCheckForValidListAndQueue+0x68>)
 8004826:	f7fd ff41 	bl	80026ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800482a:	4b13      	ldr	r3, [pc, #76]	@ (8004878 <prvCheckForValidListAndQueue+0x6c>)
 800482c:	4a10      	ldr	r2, [pc, #64]	@ (8004870 <prvCheckForValidListAndQueue+0x64>)
 800482e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004830:	4b12      	ldr	r3, [pc, #72]	@ (800487c <prvCheckForValidListAndQueue+0x70>)
 8004832:	4a10      	ldr	r2, [pc, #64]	@ (8004874 <prvCheckForValidListAndQueue+0x68>)
 8004834:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004836:	2300      	movs	r3, #0
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	4b11      	ldr	r3, [pc, #68]	@ (8004880 <prvCheckForValidListAndQueue+0x74>)
 800483c:	4a11      	ldr	r2, [pc, #68]	@ (8004884 <prvCheckForValidListAndQueue+0x78>)
 800483e:	2110      	movs	r1, #16
 8004840:	200a      	movs	r0, #10
 8004842:	f7fe f851 	bl	80028e8 <xQueueGenericCreateStatic>
 8004846:	4603      	mov	r3, r0
 8004848:	4a08      	ldr	r2, [pc, #32]	@ (800486c <prvCheckForValidListAndQueue+0x60>)
 800484a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800484c:	4b07      	ldr	r3, [pc, #28]	@ (800486c <prvCheckForValidListAndQueue+0x60>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004854:	4b05      	ldr	r3, [pc, #20]	@ (800486c <prvCheckForValidListAndQueue+0x60>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	490b      	ldr	r1, [pc, #44]	@ (8004888 <prvCheckForValidListAndQueue+0x7c>)
 800485a:	4618      	mov	r0, r3
 800485c:	f7fe fc76 	bl	800314c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004860:	f000 f974 	bl	8004b4c <vPortExitCritical>
}
 8004864:	bf00      	nop
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20000ce4 	.word	0x20000ce4
 8004870:	20000cb4 	.word	0x20000cb4
 8004874:	20000cc8 	.word	0x20000cc8
 8004878:	20000cdc 	.word	0x20000cdc
 800487c:	20000ce0 	.word	0x20000ce0
 8004880:	20000d90 	.word	0x20000d90
 8004884:	20000cf0 	.word	0x20000cf0
 8004888:	080051d0 	.word	0x080051d0

0800488c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	3b04      	subs	r3, #4
 800489c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3b04      	subs	r3, #4
 80048aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f023 0201 	bic.w	r2, r3, #1
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3b04      	subs	r3, #4
 80048ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048bc:	4a0c      	ldr	r2, [pc, #48]	@ (80048f0 <pxPortInitialiseStack+0x64>)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	3b14      	subs	r3, #20
 80048c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3b04      	subs	r3, #4
 80048d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f06f 0202 	mvn.w	r2, #2
 80048da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	3b20      	subs	r3, #32
 80048e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048e2:	68fb      	ldr	r3, [r7, #12]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	080048f5 	.word	0x080048f5

080048f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048fe:	4b13      	ldr	r3, [pc, #76]	@ (800494c <prvTaskExitError+0x58>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004906:	d00b      	beq.n	8004920 <prvTaskExitError+0x2c>
	__asm volatile
 8004908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	60fb      	str	r3, [r7, #12]
}
 800491a:	bf00      	nop
 800491c:	bf00      	nop
 800491e:	e7fd      	b.n	800491c <prvTaskExitError+0x28>
	__asm volatile
 8004920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	60bb      	str	r3, [r7, #8]
}
 8004932:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004934:	bf00      	nop
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d0fc      	beq.n	8004936 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800493c:	bf00      	nop
 800493e:	bf00      	nop
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	2000001c 	.word	0x2000001c

08004950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004950:	4b07      	ldr	r3, [pc, #28]	@ (8004970 <pxCurrentTCBConst2>)
 8004952:	6819      	ldr	r1, [r3, #0]
 8004954:	6808      	ldr	r0, [r1, #0]
 8004956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495a:	f380 8809 	msr	PSP, r0
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f04f 0000 	mov.w	r0, #0
 8004966:	f380 8811 	msr	BASEPRI, r0
 800496a:	4770      	bx	lr
 800496c:	f3af 8000 	nop.w

08004970 <pxCurrentTCBConst2>:
 8004970:	200007b4 	.word	0x200007b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop

08004978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004978:	4808      	ldr	r0, [pc, #32]	@ (800499c <prvPortStartFirstTask+0x24>)
 800497a:	6800      	ldr	r0, [r0, #0]
 800497c:	6800      	ldr	r0, [r0, #0]
 800497e:	f380 8808 	msr	MSP, r0
 8004982:	f04f 0000 	mov.w	r0, #0
 8004986:	f380 8814 	msr	CONTROL, r0
 800498a:	b662      	cpsie	i
 800498c:	b661      	cpsie	f
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	df00      	svc	0
 8004998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800499a:	bf00      	nop
 800499c:	e000ed08 	.word	0xe000ed08

080049a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b086      	sub	sp, #24
 80049a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049a6:	4b47      	ldr	r3, [pc, #284]	@ (8004ac4 <xPortStartScheduler+0x124>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a47      	ldr	r2, [pc, #284]	@ (8004ac8 <xPortStartScheduler+0x128>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d10b      	bne.n	80049c8 <xPortStartScheduler+0x28>
	__asm volatile
 80049b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b4:	f383 8811 	msr	BASEPRI, r3
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	60fb      	str	r3, [r7, #12]
}
 80049c2:	bf00      	nop
 80049c4:	bf00      	nop
 80049c6:	e7fd      	b.n	80049c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049c8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac4 <xPortStartScheduler+0x124>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a3f      	ldr	r2, [pc, #252]	@ (8004acc <xPortStartScheduler+0x12c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d10b      	bne.n	80049ea <xPortStartScheduler+0x4a>
	__asm volatile
 80049d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d6:	f383 8811 	msr	BASEPRI, r3
 80049da:	f3bf 8f6f 	isb	sy
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	613b      	str	r3, [r7, #16]
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	e7fd      	b.n	80049e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049ea:	4b39      	ldr	r3, [pc, #228]	@ (8004ad0 <xPortStartScheduler+0x130>)
 80049ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	22ff      	movs	r2, #255	@ 0xff
 80049fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a04:	78fb      	ldrb	r3, [r7, #3]
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	4b31      	ldr	r3, [pc, #196]	@ (8004ad4 <xPortStartScheduler+0x134>)
 8004a10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a12:	4b31      	ldr	r3, [pc, #196]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a14:	2207      	movs	r2, #7
 8004a16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a18:	e009      	b.n	8004a2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	4a2d      	ldr	r2, [pc, #180]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a2e:	78fb      	ldrb	r3, [r7, #3]
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a36:	2b80      	cmp	r3, #128	@ 0x80
 8004a38:	d0ef      	beq.n	8004a1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a3a:	4b27      	ldr	r3, [pc, #156]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f1c3 0307 	rsb	r3, r3, #7
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d00b      	beq.n	8004a5e <xPortStartScheduler+0xbe>
	__asm volatile
 8004a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f3bf 8f4f 	dsb	sy
 8004a56:	60bb      	str	r3, [r7, #8]
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	e7fd      	b.n	8004a5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	4a1c      	ldr	r2, [pc, #112]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a70:	4a19      	ldr	r2, [pc, #100]	@ (8004ad8 <xPortStartScheduler+0x138>)
 8004a72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a7c:	4b17      	ldr	r3, [pc, #92]	@ (8004adc <xPortStartScheduler+0x13c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a16      	ldr	r2, [pc, #88]	@ (8004adc <xPortStartScheduler+0x13c>)
 8004a82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a88:	4b14      	ldr	r3, [pc, #80]	@ (8004adc <xPortStartScheduler+0x13c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a13      	ldr	r2, [pc, #76]	@ (8004adc <xPortStartScheduler+0x13c>)
 8004a8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004a92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a94:	f000 f8da 	bl	8004c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004a98:	4b11      	ldr	r3, [pc, #68]	@ (8004ae0 <xPortStartScheduler+0x140>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004a9e:	f000 f8f9 	bl	8004c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004aa2:	4b10      	ldr	r3, [pc, #64]	@ (8004ae4 <xPortStartScheduler+0x144>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8004ae4 <xPortStartScheduler+0x144>)
 8004aa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004aac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004aae:	f7ff ff63 	bl	8004978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ab2:	f7ff f83f 	bl	8003b34 <vTaskSwitchContext>
	prvTaskExitError();
 8004ab6:	f7ff ff1d 	bl	80048f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	e000ed00 	.word	0xe000ed00
 8004ac8:	410fc271 	.word	0x410fc271
 8004acc:	410fc270 	.word	0x410fc270
 8004ad0:	e000e400 	.word	0xe000e400
 8004ad4:	20000de0 	.word	0x20000de0
 8004ad8:	20000de4 	.word	0x20000de4
 8004adc:	e000ed20 	.word	0xe000ed20
 8004ae0:	2000001c 	.word	0x2000001c
 8004ae4:	e000ef34 	.word	0xe000ef34

08004ae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	607b      	str	r3, [r7, #4]
}
 8004b00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b02:	4b10      	ldr	r3, [pc, #64]	@ (8004b44 <vPortEnterCritical+0x5c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	3301      	adds	r3, #1
 8004b08:	4a0e      	ldr	r2, [pc, #56]	@ (8004b44 <vPortEnterCritical+0x5c>)
 8004b0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b44 <vPortEnterCritical+0x5c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d110      	bne.n	8004b36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b14:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <vPortEnterCritical+0x60>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00b      	beq.n	8004b36 <vPortEnterCritical+0x4e>
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	603b      	str	r3, [r7, #0]
}
 8004b30:	bf00      	nop
 8004b32:	bf00      	nop
 8004b34:	e7fd      	b.n	8004b32 <vPortEnterCritical+0x4a>
	}
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	2000001c 	.word	0x2000001c
 8004b48:	e000ed04 	.word	0xe000ed04

08004b4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b52:	4b12      	ldr	r3, [pc, #72]	@ (8004b9c <vPortExitCritical+0x50>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10b      	bne.n	8004b72 <vPortExitCritical+0x26>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	607b      	str	r3, [r7, #4]
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	e7fd      	b.n	8004b6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b72:	4b0a      	ldr	r3, [pc, #40]	@ (8004b9c <vPortExitCritical+0x50>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	4a08      	ldr	r2, [pc, #32]	@ (8004b9c <vPortExitCritical+0x50>)
 8004b7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b7c:	4b07      	ldr	r3, [pc, #28]	@ (8004b9c <vPortExitCritical+0x50>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d105      	bne.n	8004b90 <vPortExitCritical+0x44>
 8004b84:	2300      	movs	r3, #0
 8004b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	f383 8811 	msr	BASEPRI, r3
}
 8004b8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	2000001c 	.word	0x2000001c

08004ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ba0:	f3ef 8009 	mrs	r0, PSP
 8004ba4:	f3bf 8f6f 	isb	sy
 8004ba8:	4b15      	ldr	r3, [pc, #84]	@ (8004c00 <pxCurrentTCBConst>)
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	f01e 0f10 	tst.w	lr, #16
 8004bb0:	bf08      	it	eq
 8004bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bba:	6010      	str	r0, [r2, #0]
 8004bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004bc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004bc4:	f380 8811 	msr	BASEPRI, r0
 8004bc8:	f3bf 8f4f 	dsb	sy
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f7fe ffb0 	bl	8003b34 <vTaskSwitchContext>
 8004bd4:	f04f 0000 	mov.w	r0, #0
 8004bd8:	f380 8811 	msr	BASEPRI, r0
 8004bdc:	bc09      	pop	{r0, r3}
 8004bde:	6819      	ldr	r1, [r3, #0]
 8004be0:	6808      	ldr	r0, [r1, #0]
 8004be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be6:	f01e 0f10 	tst.w	lr, #16
 8004bea:	bf08      	it	eq
 8004bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004bf0:	f380 8809 	msr	PSP, r0
 8004bf4:	f3bf 8f6f 	isb	sy
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	f3af 8000 	nop.w

08004c00 <pxCurrentTCBConst>:
 8004c00:	200007b4 	.word	0x200007b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c04:	bf00      	nop
 8004c06:	bf00      	nop

08004c08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	607b      	str	r3, [r7, #4]
}
 8004c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c22:	f7fe fecd 	bl	80039c0 <xTaskIncrementTick>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c2c:	4b06      	ldr	r3, [pc, #24]	@ (8004c48 <xPortSysTickHandler+0x40>)
 8004c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	2300      	movs	r3, #0
 8004c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	f383 8811 	msr	BASEPRI, r3
}
 8004c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c40:	bf00      	nop
 8004c42:	3708      	adds	r7, #8
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	e000ed04 	.word	0xe000ed04

08004c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c50:	4b0b      	ldr	r3, [pc, #44]	@ (8004c80 <vPortSetupTimerInterrupt+0x34>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c56:	4b0b      	ldr	r3, [pc, #44]	@ (8004c84 <vPortSetupTimerInterrupt+0x38>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c88 <vPortSetupTimerInterrupt+0x3c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a0a      	ldr	r2, [pc, #40]	@ (8004c8c <vPortSetupTimerInterrupt+0x40>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	099b      	lsrs	r3, r3, #6
 8004c68:	4a09      	ldr	r2, [pc, #36]	@ (8004c90 <vPortSetupTimerInterrupt+0x44>)
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c6e:	4b04      	ldr	r3, [pc, #16]	@ (8004c80 <vPortSetupTimerInterrupt+0x34>)
 8004c70:	2207      	movs	r2, #7
 8004c72:	601a      	str	r2, [r3, #0]
}
 8004c74:	bf00      	nop
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	e000e010 	.word	0xe000e010
 8004c84:	e000e018 	.word	0xe000e018
 8004c88:	20000000 	.word	0x20000000
 8004c8c:	10624dd3 	.word	0x10624dd3
 8004c90:	e000e014 	.word	0xe000e014

08004c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ca4 <vPortEnableVFP+0x10>
 8004c98:	6801      	ldr	r1, [r0, #0]
 8004c9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004c9e:	6001      	str	r1, [r0, #0]
 8004ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ca2:	bf00      	nop
 8004ca4:	e000ed88 	.word	0xe000ed88

08004ca8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cae:	f3ef 8305 	mrs	r3, IPSR
 8004cb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b0f      	cmp	r3, #15
 8004cb8:	d915      	bls.n	8004ce6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cba:	4a18      	ldr	r2, [pc, #96]	@ (8004d1c <vPortValidateInterruptPriority+0x74>)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004cc4:	4b16      	ldr	r3, [pc, #88]	@ (8004d20 <vPortValidateInterruptPriority+0x78>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	7afa      	ldrb	r2, [r7, #11]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d20b      	bcs.n	8004ce6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	607b      	str	r3, [r7, #4]
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	e7fd      	b.n	8004ce2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8004d24 <vPortValidateInterruptPriority+0x7c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004cee:	4b0e      	ldr	r3, [pc, #56]	@ (8004d28 <vPortValidateInterruptPriority+0x80>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d90b      	bls.n	8004d0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cfa:	f383 8811 	msr	BASEPRI, r3
 8004cfe:	f3bf 8f6f 	isb	sy
 8004d02:	f3bf 8f4f 	dsb	sy
 8004d06:	603b      	str	r3, [r7, #0]
}
 8004d08:	bf00      	nop
 8004d0a:	bf00      	nop
 8004d0c:	e7fd      	b.n	8004d0a <vPortValidateInterruptPriority+0x62>
	}
 8004d0e:	bf00      	nop
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	e000e3f0 	.word	0xe000e3f0
 8004d20:	20000de0 	.word	0x20000de0
 8004d24:	e000ed0c 	.word	0xe000ed0c
 8004d28:	20000de4 	.word	0x20000de4

08004d2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08a      	sub	sp, #40	@ 0x28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d38:	f7fe fd86 	bl	8003848 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d3c:	4b5c      	ldr	r3, [pc, #368]	@ (8004eb0 <pvPortMalloc+0x184>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d44:	f000 f924 	bl	8004f90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d48:	4b5a      	ldr	r3, [pc, #360]	@ (8004eb4 <pvPortMalloc+0x188>)
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f040 8095 	bne.w	8004e80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d01e      	beq.n	8004d9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004d5c:	2208      	movs	r2, #8
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4413      	add	r3, r2
 8004d62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d015      	beq.n	8004d9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f023 0307 	bic.w	r3, r3, #7
 8004d74:	3308      	adds	r3, #8
 8004d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00b      	beq.n	8004d9a <pvPortMalloc+0x6e>
	__asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	617b      	str	r3, [r7, #20]
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	e7fd      	b.n	8004d96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d06f      	beq.n	8004e80 <pvPortMalloc+0x154>
 8004da0:	4b45      	ldr	r3, [pc, #276]	@ (8004eb8 <pvPortMalloc+0x18c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d86a      	bhi.n	8004e80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004daa:	4b44      	ldr	r3, [pc, #272]	@ (8004ebc <pvPortMalloc+0x190>)
 8004dac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004dae:	4b43      	ldr	r3, [pc, #268]	@ (8004ebc <pvPortMalloc+0x190>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004db4:	e004      	b.n	8004dc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d903      	bls.n	8004dd2 <pvPortMalloc+0xa6>
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f1      	bne.n	8004db6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004dd2:	4b37      	ldr	r3, [pc, #220]	@ (8004eb0 <pvPortMalloc+0x184>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d051      	beq.n	8004e80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ddc:	6a3b      	ldr	r3, [r7, #32]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2208      	movs	r2, #8
 8004de2:	4413      	add	r3, r2
 8004de4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	1ad2      	subs	r2, r2, r3
 8004df6:	2308      	movs	r3, #8
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d920      	bls.n	8004e40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4413      	add	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00b      	beq.n	8004e28 <pvPortMalloc+0xfc>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	613b      	str	r3, [r7, #16]
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e3a:	69b8      	ldr	r0, [r7, #24]
 8004e3c:	f000 f90a 	bl	8005054 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e40:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb8 <pvPortMalloc+0x18c>)
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8004eb8 <pvPortMalloc+0x18c>)
 8004e4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb8 <pvPortMalloc+0x18c>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec0 <pvPortMalloc+0x194>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d203      	bcs.n	8004e62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e5a:	4b17      	ldr	r3, [pc, #92]	@ (8004eb8 <pvPortMalloc+0x18c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a18      	ldr	r2, [pc, #96]	@ (8004ec0 <pvPortMalloc+0x194>)
 8004e60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	4b13      	ldr	r3, [pc, #76]	@ (8004eb4 <pvPortMalloc+0x188>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	2200      	movs	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e76:	4b13      	ldr	r3, [pc, #76]	@ (8004ec4 <pvPortMalloc+0x198>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	4a11      	ldr	r2, [pc, #68]	@ (8004ec4 <pvPortMalloc+0x198>)
 8004e7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e80:	f7fe fcf0 	bl	8003864 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00b      	beq.n	8004ea6 <pvPortMalloc+0x17a>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	60fb      	str	r3, [r7, #12]
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <pvPortMalloc+0x176>
	return pvReturn;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3728      	adds	r7, #40	@ 0x28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	200019f0 	.word	0x200019f0
 8004eb4:	20001a04 	.word	0x20001a04
 8004eb8:	200019f4 	.word	0x200019f4
 8004ebc:	200019e8 	.word	0x200019e8
 8004ec0:	200019f8 	.word	0x200019f8
 8004ec4:	200019fc 	.word	0x200019fc

08004ec8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d04f      	beq.n	8004f7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004eda:	2308      	movs	r3, #8
 8004edc:	425b      	negs	r3, r3
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	4b25      	ldr	r3, [pc, #148]	@ (8004f84 <vPortFree+0xbc>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10b      	bne.n	8004f0e <vPortFree+0x46>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	60fb      	str	r3, [r7, #12]
}
 8004f08:	bf00      	nop
 8004f0a:	bf00      	nop
 8004f0c:	e7fd      	b.n	8004f0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00b      	beq.n	8004f2e <vPortFree+0x66>
	__asm volatile
 8004f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	60bb      	str	r3, [r7, #8]
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	e7fd      	b.n	8004f2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	4b14      	ldr	r3, [pc, #80]	@ (8004f84 <vPortFree+0xbc>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4013      	ands	r3, r2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01e      	beq.n	8004f7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d11a      	bne.n	8004f7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	4b0e      	ldr	r3, [pc, #56]	@ (8004f84 <vPortFree+0xbc>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	43db      	mvns	r3, r3
 8004f4e:	401a      	ands	r2, r3
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f54:	f7fe fc78 	bl	8003848 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f88 <vPortFree+0xc0>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4413      	add	r3, r2
 8004f62:	4a09      	ldr	r2, [pc, #36]	@ (8004f88 <vPortFree+0xc0>)
 8004f64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f66:	6938      	ldr	r0, [r7, #16]
 8004f68:	f000 f874 	bl	8005054 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f6c:	4b07      	ldr	r3, [pc, #28]	@ (8004f8c <vPortFree+0xc4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3301      	adds	r3, #1
 8004f72:	4a06      	ldr	r2, [pc, #24]	@ (8004f8c <vPortFree+0xc4>)
 8004f74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f76:	f7fe fc75 	bl	8003864 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f7a:	bf00      	nop
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	20001a04 	.word	0x20001a04
 8004f88:	200019f4 	.word	0x200019f4
 8004f8c:	20001a00 	.word	0x20001a00

08004f90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f96:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004f9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f9c:	4b27      	ldr	r3, [pc, #156]	@ (800503c <prvHeapInit+0xac>)
 8004f9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00c      	beq.n	8004fc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	3307      	adds	r3, #7
 8004fae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0307 	bic.w	r3, r3, #7
 8004fb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800503c <prvHeapInit+0xac>)
 8004fc0:	4413      	add	r3, r2
 8004fc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005040 <prvHeapInit+0xb0>)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fce:	4b1c      	ldr	r3, [pc, #112]	@ (8005040 <prvHeapInit+0xb0>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	4413      	add	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fdc:	2208      	movs	r2, #8
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	1a9b      	subs	r3, r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0307 	bic.w	r3, r3, #7
 8004fea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	4a15      	ldr	r2, [pc, #84]	@ (8005044 <prvHeapInit+0xb4>)
 8004ff0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ff2:	4b14      	ldr	r3, [pc, #80]	@ (8005044 <prvHeapInit+0xb4>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ffa:	4b12      	ldr	r3, [pc, #72]	@ (8005044 <prvHeapInit+0xb4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2200      	movs	r2, #0
 8005000:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	1ad2      	subs	r2, r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005010:	4b0c      	ldr	r3, [pc, #48]	@ (8005044 <prvHeapInit+0xb4>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	4a0a      	ldr	r2, [pc, #40]	@ (8005048 <prvHeapInit+0xb8>)
 800501e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	4a09      	ldr	r2, [pc, #36]	@ (800504c <prvHeapInit+0xbc>)
 8005026:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005028:	4b09      	ldr	r3, [pc, #36]	@ (8005050 <prvHeapInit+0xc0>)
 800502a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800502e:	601a      	str	r2, [r3, #0]
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	20000de8 	.word	0x20000de8
 8005040:	200019e8 	.word	0x200019e8
 8005044:	200019f0 	.word	0x200019f0
 8005048:	200019f8 	.word	0x200019f8
 800504c:	200019f4 	.word	0x200019f4
 8005050:	20001a04 	.word	0x20001a04

08005054 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800505c:	4b28      	ldr	r3, [pc, #160]	@ (8005100 <prvInsertBlockIntoFreeList+0xac>)
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	e002      	b.n	8005068 <prvInsertBlockIntoFreeList+0x14>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	60fb      	str	r3, [r7, #12]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	429a      	cmp	r2, r3
 8005070:	d8f7      	bhi.n	8005062 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	4413      	add	r3, r2
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	429a      	cmp	r2, r3
 8005082:	d108      	bne.n	8005096 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	441a      	add	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	441a      	add	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d118      	bne.n	80050dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	4b15      	ldr	r3, [pc, #84]	@ (8005104 <prvInsertBlockIntoFreeList+0xb0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d00d      	beq.n	80050d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	441a      	add	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e008      	b.n	80050e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005104 <prvInsertBlockIntoFreeList+0xb0>)
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	e003      	b.n	80050e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d002      	beq.n	80050f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050f2:	bf00      	nop
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	200019e8 	.word	0x200019e8
 8005104:	200019f0 	.word	0x200019f0

08005108 <memset>:
 8005108:	4402      	add	r2, r0
 800510a:	4603      	mov	r3, r0
 800510c:	4293      	cmp	r3, r2
 800510e:	d100      	bne.n	8005112 <memset+0xa>
 8005110:	4770      	bx	lr
 8005112:	f803 1b01 	strb.w	r1, [r3], #1
 8005116:	e7f9      	b.n	800510c <memset+0x4>

08005118 <__libc_init_array>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	4d0d      	ldr	r5, [pc, #52]	@ (8005150 <__libc_init_array+0x38>)
 800511c:	4c0d      	ldr	r4, [pc, #52]	@ (8005154 <__libc_init_array+0x3c>)
 800511e:	1b64      	subs	r4, r4, r5
 8005120:	10a4      	asrs	r4, r4, #2
 8005122:	2600      	movs	r6, #0
 8005124:	42a6      	cmp	r6, r4
 8005126:	d109      	bne.n	800513c <__libc_init_array+0x24>
 8005128:	4d0b      	ldr	r5, [pc, #44]	@ (8005158 <__libc_init_array+0x40>)
 800512a:	4c0c      	ldr	r4, [pc, #48]	@ (800515c <__libc_init_array+0x44>)
 800512c:	f000 f826 	bl	800517c <_init>
 8005130:	1b64      	subs	r4, r4, r5
 8005132:	10a4      	asrs	r4, r4, #2
 8005134:	2600      	movs	r6, #0
 8005136:	42a6      	cmp	r6, r4
 8005138:	d105      	bne.n	8005146 <__libc_init_array+0x2e>
 800513a:	bd70      	pop	{r4, r5, r6, pc}
 800513c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005140:	4798      	blx	r3
 8005142:	3601      	adds	r6, #1
 8005144:	e7ee      	b.n	8005124 <__libc_init_array+0xc>
 8005146:	f855 3b04 	ldr.w	r3, [r5], #4
 800514a:	4798      	blx	r3
 800514c:	3601      	adds	r6, #1
 800514e:	e7f2      	b.n	8005136 <__libc_init_array+0x1e>
 8005150:	08005260 	.word	0x08005260
 8005154:	08005260 	.word	0x08005260
 8005158:	08005260 	.word	0x08005260
 800515c:	08005264 	.word	0x08005264

08005160 <memcpy>:
 8005160:	440a      	add	r2, r1
 8005162:	4291      	cmp	r1, r2
 8005164:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005168:	d100      	bne.n	800516c <memcpy+0xc>
 800516a:	4770      	bx	lr
 800516c:	b510      	push	{r4, lr}
 800516e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005172:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005176:	4291      	cmp	r1, r2
 8005178:	d1f9      	bne.n	800516e <memcpy+0xe>
 800517a:	bd10      	pop	{r4, pc}

0800517c <_init>:
 800517c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800517e:	bf00      	nop
 8005180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005182:	bc08      	pop	{r3}
 8005184:	469e      	mov	lr, r3
 8005186:	4770      	bx	lr

08005188 <_fini>:
 8005188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518a:	bf00      	nop
 800518c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518e:	bc08      	pop	{r3}
 8005190:	469e      	mov	lr, r3
 8005192:	4770      	bx	lr
