\subsubsection{Exploit Instruction-Level Parallelism (ILP)}

Modern GPUs can execute multiple independent instructions in parallel. Interleave independent operations to keep more execution units busy:

\begin{lstlisting}[style=ptx]
// Poor ILP: Serial dependent operations
ld.global.f32 %f1, [%rd1];
add.f32 %f2, %f1, %f0;
mul.f32 %f3, %f2, %f0;
st.global.f32 [%rd2], %f3;

// Better ILP: Interleaved independent operations
ld.global.f32 %f1, [%rd1];      // Load first element
ld.global.f32 %f4, [%rd3];      // Start independent load
add.f32 %f2, %f1, %f0;          // Process first element
ld.global.f32 %f5, [%rd4];      // Start another independent load
mul.f32 %f3, %f2, %f0;          // Continue processing first element
add.f32 %f6, %f4, %f0;          // Start processing second element
st.global.f32 [%rd2], %f3;      // Store first result
mul.f32 %f7, %f6, %f0;          // Continue processing second element
\end{lstlisting}

By interleaving operations from independent streams of computation, the GPU can hide latency and keep more execution units busy.

