--------------------------------------------------------------------------------
Release 7.1i Trace H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx7.1/bin/nt/trce.exe -ise f:\lcd_controller\mylcd\MyLcd.ise -intstyle
ise -e 3 -l 3 -s 5 -xml lcd lcd.ncd -o lcd.twr lcd.pcf


Design file:              lcd.ncd
Physical constraint file: lcd.pcf
Device,speed:             xc2s200,-5 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
rst         |    4.295(R)|   -1.289(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
dout<0>     |    7.666(R)|clk_BUFGP         |   0.000|
dout<1>     |    7.666(R)|clk_BUFGP         |   0.000|
dout<2>     |    7.666(R)|clk_BUFGP         |   0.000|
dout<3>     |    7.663(R)|clk_BUFGP         |   0.000|
dout<4>     |    7.663(R)|clk_BUFGP         |   0.000|
dout<5>     |    7.666(R)|clk_BUFGP         |   0.000|
dout<6>     |    7.666(R)|clk_BUFGP         |   0.000|
dout<7>     |    7.666(R)|clk_BUFGP         |   0.000|
en          |   13.651(R)|clk_BUFGP         |   0.000|
rs          |   15.542(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.709|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Jul 17 11:27:45 2009
--------------------------------------------------------------------------------



Peak Memory Usage: 71 MB
