

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc12'
================================================================
* Date:           Thu Oct 13 07:49:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.708 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       28|   301235|  0.140 us|  1.506 ms|   28|  301235|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_139_1  |       27|   301234|  33 ~ 207|          -|          -|  0 ~ 10752|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 7 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %newFuncRoot, i31 %i_5, void %.split"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i31 %i" [src/main.cpp:139]   --->   Operation 11 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.11ns)   --->   "%icmp_ln139 = icmp_slt  i32 %zext_ln139, i32 %n_read" [src/main.cpp:139]   --->   Operation 12 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln139 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i31 %i, i32 %n" [src/main.cpp:139]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.19ns)   --->   "%i_5 = add i31 %i, i31 1" [src/main.cpp:139]   --->   Operation 14 'add' 'i_5' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %.exitStub, void %.split" [src/main.cpp:139]   --->   Operation 15 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 17 [2/2] (2.35ns)   --->   "%call_ln177 = call void @dataflow_in_loop_VITIS_LOOP_139_1, i32 %c_row_op_trans_st, i32 %p_read_19, i32 %c_fft_col_op_st, i16 %w_M_real41, i16 %w_M_imag30, i16 %w_M_real42, i16 %w_M_imag31, i16 %w_M_real43, i16 %w_M_imag32, i16 %w_M_real44, i16 %w_M_imag33, i16 %w_M_real45, i16 %w_M_imag34, i16 %w_M_real46, i16 %w_M_imag35" [src/main.cpp:177]   --->   Operation 17 'call' 'call_ln177' <Predicate = (icmp_ln139)> <Delay = 2.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10752, i64 5376" [src/main.cpp:150]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln150' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/main.cpp:150]   --->   Operation 19 'specloopname' 'specloopname_ln150' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_real, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 20 'specmemcore' 'specmemcore_ln167' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_imag, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 21 'specmemcore' 'specmemcore_ln167' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln177 = call void @dataflow_in_loop_VITIS_LOOP_139_1, i32 %c_row_op_trans_st, i32 %p_read_19, i32 %c_fft_col_op_st, i16 %w_M_real41, i16 %w_M_imag30, i16 %w_M_real42, i16 %w_M_imag31, i16 %w_M_real43, i16 %w_M_imag32, i16 %w_M_real44, i16 %w_M_imag33, i16 %w_M_real45, i16 %w_M_imag34, i16 %w_M_real46, i16 %w_M_imag35" [src/main.cpp:177]   --->   Operation 22 'call' 'call_ln177' <Predicate = (icmp_ln139)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln139 = br void" [src/main.cpp:139]   --->   Operation 23 'br' 'br_ln139' <Predicate = (icmp_ln139)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/main.cpp:139) [23]  (0.489 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/main.cpp:139) [23]  (0 ns)
	'add' operation ('i', src/main.cpp:139) [27]  (1.19 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'call' operation ('call_ln177', src/main.cpp:177) to 'dataflow_in_loop_VITIS_LOOP_139_1' [34]  (2.36 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
