Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Sep 24 17:44:50 2025
| Host         : DESKTOP-JUTT43E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   501 |
|    Minimum number of control sets                        |   501 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   501 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |   130 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     3 |
| >= 16              |   242 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6207 |         1634 |
| No           | No                    | Yes                    |             159 |           51 |
| No           | Yes                   | No                     |            1069 |          474 |
| Yes          | No                    | No                     |            3863 |         1235 |
| Yes          | No                    | Yes                    |             190 |           80 |
| Yes          | Yes                   | No                     |             985 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                            | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                           | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                           | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_A/pop                                                                                                                                                                                | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                       | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_A/wr_pointer[3]_i_1_n_0                                                                                                                                                              | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_B/pop                                                                                                                                                                                | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/p_0_in[1]                                                                                                                                                                             | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_B/wr_pointer[3]_i_1__0_n_0                                                                                                                                                           | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/sclk_gen/SCLK_BUFG |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                    |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/cs_counter[4]_i_1_n_0                                                                                                                                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/count[4]_i_1_n_0                                                                                                                                                                      | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                3 |              5 |         1.67 |
| ~design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/sclk_gen/SCLK_BUFG | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/cnt_sclk                                                                                                                                                                    | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                        | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                          | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_A/read_data_o[15]_i_1_n_0                                                                                                                                                         | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                         | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
| ~design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/sclk_gen/SCLK_BUFG | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/delay_spi_reg2[7]_i_1_n_0                                                                                                                                                   | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                         | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                         | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                               | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/delay_reg_extra[7]_i_1_n_0                                                                                                                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_B/read_data_o[15]_i_1__0_n_0                                                                                                                                                      | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/cnvst_reg_i_1_n_0                                                                                                                                                           | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                               | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                               | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                7 |             10 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/medF_A/state                                                                                                                                                                              | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/medF_B/state                                                                                                                                                                              | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_A/wr_pointer[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/fifo_B/wr_pointer[3]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_B/cnt_reg                                                                                                                                                                         | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_B/sum                                                                                                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_A/cnt_reg                                                                                                                                                                         | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/data_ch_A/sum                                                                                                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[13][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[0][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[7][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[10][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[8][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[2][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[5][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[11][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[6][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
| ~design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/sclk_gen/SCLK_BUFG | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/data_recevied[31]_i_1_n_0                                                                                                                                                   | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[9][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[1][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[3][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[14][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[4][31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/m_valid_reg                                                                                                                                                                 | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[15][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/mem[12][31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                  |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                    | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/p_0_in[0]                                                                                                                                                                             | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |               33 |             36 |         1.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             37 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/bit_counter                                                                                                                                                                            | design_1_i/dac_lite_0/inst/dac_lite_v1_0_S00_AXI_inst/dac/spi_dac/s00_axi_aresetn_0                                                                                                                                                     |               13 |             37 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             46 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             46 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             46 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/m_valid_reg_reg_0[0]                                                                                                                                                        | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |               12 |             50 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc/inst/core_spi_main/E[0]                                                                                                                                                                        | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/adc_i_1_n_0                                                                                                                                                                       |               15 |             50 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               28 |             68 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             69 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/adc_lite_0/inst/adc_lite_v1_0_S00_AXI_inst/ila_adc/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               56 |            120 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1606 |           6639 |         4.13 |
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


