Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b9b565849b044d83ae358b796c030868 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.RAM64X1S_HD7
Compiling module xil_defaultlib.RAM64X1S_HD8
Compiling module xil_defaultlib.RAM64X1S_HD9
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b01111,INI...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0_FBTA64...
Compiling module xil_defaultlib.design_1_FBTA64_theta_0_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_HLS_fr...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_HLS_ma...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_acc64_...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_acc64_...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_acc64_...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_acc64_...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0_acc64_...
Compiling module xil_defaultlib.design_1_acc64_64_mau_0_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_design_1_clk_...
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_cdc_...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_cdc_...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_lpf
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_upcn...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_sequ...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_proc...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
