{
  "module_name": "adm8211.h",
  "hash_id": "d4b3a6c5a01f795370a2a4ce34465a6d1c329b1908d7c0fd656fc3f395fdcf9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/admtek/adm8211.h",
  "human_readable_source": " \n#ifndef ADM8211_H\n#define ADM8211_H\n\n \n\n \n#define ADM8211_SIG1\t\t0x82011317  \n#define ADM8211_SIG2\t\t0x82111317  \n\n#define ADM8211_CSR_READ(r) ioread32(&priv->map->r)\n#define ADM8211_CSR_WRITE(r, val) iowrite32((val), &priv->map->r)\n\n \nstruct adm8211_csr {\n\t__le32 PAR;\t\t \n\t__le32 FRCTL;\t\t \n\t__le32 TDR;\t\t \n\t__le32 WTDP;\t\t \n\t__le32 RDR;\t\t \n\t__le32 WRDP;\t\t \n\t__le32 RDB;\t\t \n\t__le32 TDBH;\t\t \n\t__le32 TDBD;\t\t \n\t__le32 TDBP;\t\t \n\t__le32 STSR;\t\t \n\t__le32 TDBB;\t\t \n\t__le32 NAR;\t\t \n\t__le32 CSR6A;\t\t \n\t__le32 IER;\t\t \n\t__le32 TKIPSCEP;\t \n\t__le32 LPC;\t\t \n\t__le32 CSR_TEST1;\t \n\t__le32 SPR;\t\t \n\t__le32 CSR_TEST0;\t \n\t__le32 WCSR;\t\t \n\t__le32 WPDR;\t\t \n\t__le32 GPTMR;\t\t \n\t__le32 GPIO;\t\t \n\t__le32 BBPCTL;\t\t \n\t__le32 SYNCTL;\t\t \n\t__le32 PLCPHD;\t\t \n\t__le32 MMIWA;\t\t \n\t__le32 MMIRD0;\t\t \n\t__le32 MMIRD1;\t\t \n\t__le32 TXBR;\t\t \n\t__le32 SYNDATA;\t\t \n\t__le32 ALCS;\t\t \n\t__le32 TOFS2;\t\t \n\t__le32 CMDR;\t\t \n\t__le32 PCIC;\t\t \n\t__le32 PMCSR;\t\t \n\t__le32 PAR0;\t\t \n\t__le32 PAR1;\t\t \n\t__le32 MAR0;\t\t \n\t__le32 MAR1;\t\t \n\t__le32 ATIMDA0;\t\t \n\t__le32 ABDA1;\t\t \n\t__le32 BSSID0;\t\t \n\t__le32 TXLMT;\t\t \n\t__le32 MIBCNT;\t\t \n\t__le32 BCNT;\t\t \n\t__le32 TSFTH;\t\t \n\t__le32 TSC;\t\t \n\t__le32 SYNRF;\t\t \n\t__le32 BPLI;\t\t \n\t__le32 CAP0;\t\t \n\t__le32 CAP1;\t\t \n\t__le32 RMD;\t\t \n\t__le32 CFPP;\t\t \n\t__le32 TOFS0;\t\t \n\t__le32 TOFS1;\t\t \n\t__le32 IFST;\t\t \n\t__le32 RSPT;\t\t \n\t__le32 TSFTL;\t\t \n\t__le32 WEPCTL;\t\t \n\t__le32 WESK;\t\t \n\t__le32 WEPCNT;\t\t \n\t__le32 MACTEST;\t\t \n\t__le32 FER;\t\t \n\t__le32 FEMR;\t\t \n\t__le32 FPSR;\t\t \n\t__le32 FFER;\t\t \n} __packed;\n\n \n#define ADM8211_PAR_MWIE\t(1 << 24)\n#define ADM8211_PAR_MRLE\t(1 << 23)\n#define ADM8211_PAR_MRME\t(1 << 21)\n#define ADM8211_PAR_RAP\t\t((1 << 18) | (1 << 17))\n#define ADM8211_PAR_CAL\t\t((1 << 15) | (1 << 14))\n#define ADM8211_PAR_PBL\t\t0x00003f00\n#define ADM8211_PAR_BLE\t\t(1 << 7)\n#define ADM8211_PAR_DSL\t\t0x0000007c\n#define ADM8211_PAR_BAR\t\t(1 << 1)\n#define ADM8211_PAR_SWR\t\t(1 << 0)\n\n \n#define ADM8211_FRCTL_PWRMGT\t(1 << 31)\n#define ADM8211_FRCTL_MAXPSP\t(1 << 27)\n#define ADM8211_FRCTL_DRVPRSP\t(1 << 26)\n#define ADM8211_FRCTL_DRVBCON\t(1 << 25)\n#define ADM8211_FRCTL_AID\t0x0000ffff\n#define ADM8211_FRCTL_AID_ON\t0x0000c000\n\n \n#define ADM8211_STSR_PCF\t(1 << 31)\n#define ADM8211_STSR_BCNTC\t(1 << 30)\n#define ADM8211_STSR_GPINT\t(1 << 29)\n#define ADM8211_STSR_LinkOff\t(1 << 28)\n#define ADM8211_STSR_ATIMTC\t(1 << 27)\n#define ADM8211_STSR_TSFTF\t(1 << 26)\n#define ADM8211_STSR_TSCZ\t(1 << 25)\n#define ADM8211_STSR_LinkOn\t(1 << 24)\n#define ADM8211_STSR_SQL\t(1 << 23)\n#define ADM8211_STSR_WEPTD\t(1 << 22)\n#define ADM8211_STSR_ATIME\t(1 << 21)\n#define ADM8211_STSR_TBTT\t(1 << 20)\n#define ADM8211_STSR_NISS\t(1 << 16)\n#define ADM8211_STSR_AISS\t(1 << 15)\n#define ADM8211_STSR_TEIS\t(1 << 14)\n#define ADM8211_STSR_FBE\t(1 << 13)\n#define ADM8211_STSR_REIS\t(1 << 12)\n#define ADM8211_STSR_GPTT\t(1 << 11)\n#define ADM8211_STSR_RPS\t(1 << 8)\n#define ADM8211_STSR_RDU\t(1 << 7)\n#define ADM8211_STSR_RCI\t(1 << 6)\n#define ADM8211_STSR_TUF\t(1 << 5)\n#define ADM8211_STSR_TRT\t(1 << 4)\n#define ADM8211_STSR_TLT\t(1 << 3)\n#define ADM8211_STSR_TDU\t(1 << 2)\n#define ADM8211_STSR_TPS\t(1 << 1)\n#define ADM8211_STSR_TCI\t(1 << 0)\n\n \n#define ADM8211_NAR_TXCF\t(1 << 31)\n#define ADM8211_NAR_HF\t\t(1 << 30)\n#define ADM8211_NAR_UTR\t\t(1 << 29)\n#define ADM8211_NAR_SQ\t\t(1 << 28)\n#define ADM8211_NAR_CFP\t\t(1 << 27)\n#define ADM8211_NAR_SF\t\t(1 << 21)\n#define ADM8211_NAR_TR\t\t((1 << 15) | (1 << 14))\n#define ADM8211_NAR_ST\t\t(1 << 13)\n#define ADM8211_NAR_OM\t\t((1 << 11) | (1 << 10))\n#define ADM8211_NAR_MM\t\t(1 << 7)\n#define ADM8211_NAR_PR\t\t(1 << 6)\n#define ADM8211_NAR_EA\t\t(1 << 5)\n#define ADM8211_NAR_PB\t\t(1 << 3)\n#define ADM8211_NAR_STPDMA\t(1 << 2)\n#define ADM8211_NAR_SR\t\t(1 << 1)\n#define ADM8211_NAR_CTX\t\t(1 << 0)\n\n#define ADM8211_IDLE() \t\t\t\t\t\t\t   \\\ndo { \t\t\t\t\t\t\t\t\t   \\\n\tif (priv->nar & (ADM8211_NAR_SR | ADM8211_NAR_ST)) {\t\t   \\\n\t\tADM8211_CSR_WRITE(NAR, priv->nar &\t\t\t   \\\n\t\t\t\t       ~(ADM8211_NAR_SR | ADM8211_NAR_ST));\\\n\t\tADM8211_CSR_READ(NAR);\t\t\t\t\t   \\\n\t\tmsleep(20);\t\t\t\t\t\t   \\\n\t}\t\t\t\t\t\t\t\t   \\\n} while (0)\n\n#define ADM8211_IDLE_RX() \t\t\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tif (priv->nar & ADM8211_NAR_SR) {\t\t\t\t\\\n\t\tADM8211_CSR_WRITE(NAR, priv->nar & ~ADM8211_NAR_SR);\t\\\n\t\tADM8211_CSR_READ(NAR);\t\t\t\t\t\\\n\t\tmdelay(20);\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n} while (0)\n\n#define ADM8211_RESTORE()\t\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (priv->nar & (ADM8211_NAR_SR | ADM8211_NAR_ST))\t\\\n\t\tADM8211_CSR_WRITE(NAR, priv->nar);\t\t\\\n} while (0)\n\n \n#define ADM8211_IER_PCFIE\t(1 << 31)\n#define ADM8211_IER_BCNTCIE\t(1 << 30)\n#define ADM8211_IER_GPIE\t(1 << 29)\n#define ADM8211_IER_LinkOffIE\t(1 << 28)\n#define ADM8211_IER_ATIMTCIE\t(1 << 27)\n#define ADM8211_IER_TSFTFIE\t(1 << 26)\n#define ADM8211_IER_TSCZE\t(1 << 25)\n#define ADM8211_IER_LinkOnIE\t(1 << 24)\n#define ADM8211_IER_SQLIE\t(1 << 23)\n#define ADM8211_IER_WEPIE\t(1 << 22)\n#define ADM8211_IER_ATIMEIE\t(1 << 21)\n#define ADM8211_IER_TBTTIE\t(1 << 20)\n#define ADM8211_IER_NIE\t\t(1 << 16)\n#define ADM8211_IER_AIE\t\t(1 << 15)\n#define ADM8211_IER_TEIE\t(1 << 14)\n#define ADM8211_IER_FBEIE\t(1 << 13)\n#define ADM8211_IER_REIE\t(1 << 12)\n#define ADM8211_IER_GPTIE\t(1 << 11)\n#define ADM8211_IER_RSIE\t(1 << 8)\n#define ADM8211_IER_RUIE\t(1 << 7)\n#define ADM8211_IER_RCIE\t(1 << 6)\n#define ADM8211_IER_TUIE\t(1 << 5)\n#define ADM8211_IER_TRTIE\t(1 << 4)\n#define ADM8211_IER_TLTTIE\t(1 << 3)\n#define ADM8211_IER_TDUIE\t(1 << 2)\n#define ADM8211_IER_TPSIE\t(1 << 1)\n#define ADM8211_IER_TCIE\t(1 << 0)\n\n \n#define ADM8211_SPR_SRS\t\t(1 << 11)\n#define ADM8211_SPR_SDO\t\t(1 << 3)\n#define ADM8211_SPR_SDI\t\t(1 << 2)\n#define ADM8211_SPR_SCLK\t(1 << 1)\n#define ADM8211_SPR_SCS\t\t(1 << 0)\n\n \n#define ADM8211_CSR_TEST0_EPNE\t(1 << 18)\n#define ADM8211_CSR_TEST0_EPSNM\t(1 << 17)\n#define ADM8211_CSR_TEST0_EPTYP\t(1 << 16)\n#define ADM8211_CSR_TEST0_EPRLD\t(1 << 15)\n\n \n#define ADM8211_WCSR_CRCT\t(1 << 30)\n#define ADM8211_WCSR_TSFTWE\t(1 << 20)\n#define ADM8211_WCSR_TIMWE\t(1 << 19)\n#define ADM8211_WCSR_ATIMWE\t(1 << 18)\n#define ADM8211_WCSR_KEYWE\t(1 << 17)\n#define ADM8211_WCSR_MPRE\t(1 << 9)\n#define ADM8211_WCSR_LSOE\t(1 << 8)\n#define ADM8211_WCSR_KEYUP\t(1 << 6)\n#define ADM8211_WCSR_TSFTW\t(1 << 5)\n#define ADM8211_WCSR_TIMW\t(1 << 4)\n#define ADM8211_WCSR_ATIMW\t(1 << 3)\n#define ADM8211_WCSR_MPR\t(1 << 1)\n#define ADM8211_WCSR_LSO\t(1 << 0)\n\n \n#define ADM8211_CSR_GPIO_EN5\t(1 << 17)\n#define ADM8211_CSR_GPIO_EN4\t(1 << 16)\n#define ADM8211_CSR_GPIO_EN3\t(1 << 15)\n#define ADM8211_CSR_GPIO_EN2\t(1 << 14)\n#define ADM8211_CSR_GPIO_EN1\t(1 << 13)\n#define ADM8211_CSR_GPIO_EN0\t(1 << 12)\n#define ADM8211_CSR_GPIO_O5\t(1 << 11)\n#define ADM8211_CSR_GPIO_O4\t(1 << 10)\n#define ADM8211_CSR_GPIO_O3\t(1 << 9)\n#define ADM8211_CSR_GPIO_O2\t(1 << 8)\n#define ADM8211_CSR_GPIO_O1\t(1 << 7)\n#define ADM8211_CSR_GPIO_O0\t(1 << 6)\n#define ADM8211_CSR_GPIO_IN\t0x0000003f\n\n \n#define ADM8211_BBPCTL_MMISEL\t(1 << 31)\n#define ADM8211_BBPCTL_SPICADD  (0x7F << 24)\n#define ADM8211_BBPCTL_RF3000\t(0x20 << 24)\n#define ADM8211_BBPCTL_TXCE\t(1 << 23)\n#define ADM8211_BBPCTL_RXCE\t(1 << 22)\n#define ADM8211_BBPCTL_CCAP\t(1 << 21)\n#define ADM8211_BBPCTL_TYPE\t0x001c0000\n#define ADM8211_BBPCTL_WR\t(1 << 17)\n#define ADM8211_BBPCTL_RD\t(1 << 16)\n#define ADM8211_BBPCTL_ADDR\t0x0000ff00\n#define ADM8211_BBPCTL_DATA\t0x000000ff\n\n \n#define ADM8211_SYNCTL_WR\t(1 << 31)\n#define ADM8211_SYNCTL_RD\t(1 << 30)\n#define ADM8211_SYNCTL_CS0\t(1 << 29)\n#define ADM8211_SYNCTL_CS1\t(1 << 28)\n#define ADM8211_SYNCTL_CAL\t(1 << 27)\n#define ADM8211_SYNCTL_SELCAL\t(1 << 26)\n#define ADM8211_SYNCTL_RFtype\t((1 << 24) | (1 << 23) | (1 << 22))\n#define ADM8211_SYNCTL_RFMD\t(1 << 22)\n#define ADM8211_SYNCTL_GENERAL\t(0x7 << 22)\n \n\n \n#define ADM8211_CMDR_PM\t\t(1 << 19)\n#define ADM8211_CMDR_APM\t(1 << 18)\n#define ADM8211_CMDR_RTE\t(1 << 4)\n#define ADM8211_CMDR_DRT\t((1 << 3) | (1 << 2))\n#define ADM8211_CMDR_DRT_8DW\t(0x0 << 2)\n#define ADM8211_CMDR_DRT_16DW\t(0x1 << 2)\n#define ADM8211_CMDR_DRT_SF\t(0x2 << 2)\n\n \n#define ADM8211_SYNRF_SELSYN\t(1 << 31)\n#define ADM8211_SYNRF_SELRF\t(1 << 30)\n#define ADM8211_SYNRF_LERF\t(1 << 29)\n#define ADM8211_SYNRF_LEIF\t(1 << 28)\n#define ADM8211_SYNRF_SYNCLK\t(1 << 27)\n#define ADM8211_SYNRF_SYNDATA\t(1 << 26)\n#define ADM8211_SYNRF_PE1\t(1 << 25)\n#define ADM8211_SYNRF_PE2\t(1 << 24)\n#define ADM8211_SYNRF_PA_PE\t(1 << 23)\n#define ADM8211_SYNRF_TR_SW\t(1 << 22)\n#define ADM8211_SYNRF_TR_SWN\t(1 << 21)\n#define ADM8211_SYNRF_RADIO\t(1 << 20)\n#define ADM8211_SYNRF_CAL_EN\t(1 << 19)\n#define ADM8211_SYNRF_PHYRST\t(1 << 18)\n\n#define ADM8211_SYNRF_IF_SELECT_0 \t(1 << 31)\n#define ADM8211_SYNRF_IF_SELECT_1 \t((1 << 31) | (1 << 28))\n#define ADM8211_SYNRF_WRITE_SYNDATA_0\t(1 << 31)\n#define ADM8211_SYNRF_WRITE_SYNDATA_1\t((1 << 31) | (1 << 26))\n#define ADM8211_SYNRF_WRITE_CLOCK_0\t(1 << 31)\n#define ADM8211_SYNRF_WRITE_CLOCK_1\t((1 << 31) | (1 << 27))\n\n \n#define ADM8211_WEPCTL_WEPENABLE   (1 << 31)\n#define ADM8211_WEPCTL_WPAENABLE   (1 << 30)\n#define ADM8211_WEPCTL_CURRENT_TABLE (1 << 29)\n#define ADM8211_WEPCTL_TABLE_WR\t(1 << 28)\n#define ADM8211_WEPCTL_TABLE_RD\t(1 << 27)\n#define ADM8211_WEPCTL_WEPRXBYP\t(1 << 25)\n#define ADM8211_WEPCTL_SEL_WEPTABLE (1 << 23)\n#define ADM8211_WEPCTL_ADDR\t(0x000001ff)\n\n \n#define ADM8211_WESK_DATA\t(0x0000ffff)\n\n \n#define ADM8211_FER_INTR_EV_ENT\t(1 << 15)\n\n\n \n#define SI4126_MAIN_CONF\t0\n#define SI4126_PHASE_DET_GAIN\t1\n#define SI4126_POWERDOWN\t2\n#define SI4126_RF1_N_DIV\t3  \n#define SI4126_RF2_N_DIV\t4\n#define SI4126_IF_N_DIV\t\t5\n#define SI4126_RF1_R_DIV\t6  \n#define SI4126_RF2_R_DIV\t7\n#define SI4126_IF_R_DIV\t\t8\n\n \n#define SI4126_MAIN_XINDIV2\t(1 << 6)\n#define SI4126_MAIN_IFDIV\t((1 << 11) | (1 << 10))\n \n#define SI4126_POWERDOWN_PDIB\t(1 << 1)\n#define SI4126_POWERDOWN_PDRB\t(1 << 0)\n\n\n \n \n#define RF3000_MODEM_CTRL__RX_STATUS 0x01\n#define RF3000_CCA_CTRL 0x02\n#define RF3000_DIVERSITY__RSSI 0x03\n#define RF3000_RX_SIGNAL_FIELD 0x04\n#define RF3000_RX_LEN_MSB 0x05\n#define RF3000_RX_LEN_LSB 0x06\n#define RF3000_RX_SERVICE_FIELD 0x07\n#define RF3000_TX_VAR_GAIN__TX_LEN_EXT 0x11\n#define RF3000_TX_LEN_MSB 0x12\n#define RF3000_TX_LEN_LSB 0x13\n#define RF3000_LOW_GAIN_CALIB 0x14\n#define RF3000_HIGH_GAIN_CALIB 0x15\n\n \n#define ADM8211_REV_AB 0x11\n#define ADM8211_REV_AF 0x15\n#define ADM8211_REV_BA 0x20\n#define ADM8211_REV_CA 0x30\n\nstruct adm8211_desc {\n\t__le32 status;\n\t__le32 length;\n\t__le32 buffer1;\n\t__le32 buffer2;\n};\n\n#define RDES0_STATUS_OWN\t(1 << 31)\n#define RDES0_STATUS_ES\t\t(1 << 30)\n#define RDES0_STATUS_SQL\t(1 << 29)\n#define RDES0_STATUS_DE\t\t(1 << 28)\n#define RDES0_STATUS_FS\t\t(1 << 27)\n#define RDES0_STATUS_LS\t\t(1 << 26)\n#define RDES0_STATUS_PCF\t(1 << 25)\n#define RDES0_STATUS_SFDE\t(1 << 24)\n#define RDES0_STATUS_SIGE\t(1 << 23)\n#define RDES0_STATUS_CRC16E\t(1 << 22)\n#define RDES0_STATUS_RXTOE\t(1 << 21)\n#define RDES0_STATUS_CRC32E\t(1 << 20)\n#define RDES0_STATUS_ICVE\t(1 << 19)\n#define RDES0_STATUS_DA1\t(1 << 17)\n#define RDES0_STATUS_DA0\t(1 << 16)\n#define RDES0_STATUS_RXDR\t((1 << 15) | (1 << 14) | (1 << 13) | (1 << 12))\n#define RDES0_STATUS_FL\t\t(0x00000fff)\n\n#define RDES1_CONTROL_RER\t(1 << 25)\n#define RDES1_CONTROL_RCH\t(1 << 24)\n#define RDES1_CONTROL_RBS2\t(0x00fff000)\n#define RDES1_CONTROL_RBS1\t(0x00000fff)\n\n#define RDES1_STATUS_RSSI\t(0x0000007f)\n\n\n#define TDES0_CONTROL_OWN\t(1 << 31)\n#define TDES0_CONTROL_DONE\t(1 << 30)\n#define TDES0_CONTROL_TXDR\t(0x0ff00000)\n\n#define TDES0_STATUS_OWN\t(1 << 31)\n#define TDES0_STATUS_DONE\t(1 << 30)\n#define TDES0_STATUS_ES\t\t(1 << 29)\n#define TDES0_STATUS_TLT\t(1 << 28)\n#define TDES0_STATUS_TRT\t(1 << 27)\n#define TDES0_STATUS_TUF\t(1 << 26)\n#define TDES0_STATUS_TRO\t(1 << 25)\n#define TDES0_STATUS_SOFBR\t(1 << 24)\n#define TDES0_STATUS_ACR\t(0x00000fff)\n\n#define TDES1_CONTROL_IC\t(1 << 31)\n#define TDES1_CONTROL_LS\t(1 << 30)\n#define TDES1_CONTROL_FS\t(1 << 29)\n#define TDES1_CONTROL_TER\t(1 << 25)\n#define TDES1_CONTROL_TCH\t(1 << 24)\n#define TDES1_CONTROL_RBS2\t(0x00fff000)\n#define TDES1_CONTROL_RBS1\t(0x00000fff)\n\n \n#define ADM8211_SRAM(x) (priv->pdev->revision < ADM8211_REV_BA ? \\\n        ADM8211_SRAM_A_ ## x : ADM8211_SRAM_B_ ## x)\n\n#define ADM8211_SRAM_INDIV_KEY   0x0000\n#define ADM8211_SRAM_A_SHARE_KEY 0x0160\n#define ADM8211_SRAM_B_SHARE_KEY 0x00c0\n\n#define ADM8211_SRAM_A_SSID      0x0180\n#define ADM8211_SRAM_B_SSID      0x00d4\n#define ADM8211_SRAM_SSID ADM8211_SRAM(SSID)\n\n#define ADM8211_SRAM_A_SUPP_RATE 0x0191\n#define ADM8211_SRAM_B_SUPP_RATE 0x00dd\n#define ADM8211_SRAM_SUPP_RATE ADM8211_SRAM(SUPP_RATE)\n\n#define ADM8211_SRAM_A_SIZE      0x0200\n#define ADM8211_SRAM_B_SIZE      0x01c0\n#define ADM8211_SRAM_SIZE ADM8211_SRAM(SIZE)\n\nstruct adm8211_rx_ring_info {\n\tstruct sk_buff *skb;\n\tdma_addr_t mapping;\n};\n\nstruct adm8211_tx_ring_info {\n\tstruct sk_buff *skb;\n\tdma_addr_t mapping;\n\tsize_t hdrlen;\n};\n\n#define PLCP_SIGNAL_1M\t\t0x0a\n#define PLCP_SIGNAL_2M\t\t0x14\n#define PLCP_SIGNAL_5M5\t\t0x37\n#define PLCP_SIGNAL_11M\t\t0x6e\n\nstruct adm8211_tx_hdr {\n\tu8 da[6];\n\tu8 signal;  \n\tu8 service;\n\t__le16 frame_body_size;\n\t__le16 frame_control;\n\t__le16 plcp_frag_tail_len;\n\t__le16 plcp_frag_head_len;\n\t__le16 dur_frag_tail;\n\t__le16 dur_frag_head;\n\tu8 addr4[6];\n\n#define ADM8211_TXHDRCTL_SHORT_PREAMBLE\t\t(1 <<  0)\n#define ADM8211_TXHDRCTL_MORE_FRAG\t\t(1 <<  1)\n#define ADM8211_TXHDRCTL_MORE_DATA\t\t(1 <<  2)\n#define ADM8211_TXHDRCTL_FRAG_NO\t\t(1 <<  3)  \n#define ADM8211_TXHDRCTL_ENABLE_RTS\t\t(1 <<  4)\n#define ADM8211_TXHDRCTL_ENABLE_WEP_ENGINE\t(1 <<  5)\n#define ADM8211_TXHDRCTL_ENABLE_EXTEND_HEADER\t(1 << 15)  \n\t__le16 header_control;\n\t__le16 frag;\n\tu8 reserved_0;\n\tu8 retry_limit;\n\n\tu32 wep2key0;\n\tu32 wep2key1;\n\tu32 wep2key2;\n\tu32 wep2key3;\n\n\tu8 keyid;\n\tu8 entry_control;\t\n\tu16 reserved_1;\n\tu32 reserved_2;\n} __packed;\n\n\n#define RX_COPY_BREAK 128\n#define RX_PKT_SIZE 2500\n\nstruct adm8211_eeprom {\n\t__le16\tsignature;\t\t \n\tu8\tmajor_version;\t\t \n\tu8\tminor_version;\t\t \n\tu8\treserved_1[4];\t\t \n\tu8\thwaddr[6];\t\t \n\tu8\treserved_2[8];\t\t \n\t__le16\tcr49;\t\t\t \n\tu8\tcr03;\t\t\t \n\tu8\tcr28;\t\t\t \n\tu8\tcr29;\t\t\t \n\tu8\tcountry_code;\t\t \n\n \n#define ADM8211_BBP_RFMD3000\t0x00\n#define ADM8211_BBP_RFMD3002\t0x01\n#define ADM8211_BBP_ADM8011\t0x04\n\tu8\tspecific_bbptype;\t \n\tu8\tspecific_rftype;\t \n\tu8\treserved_3[2];\t\t \n\t__le16\tdevice_id;\t\t \n\t__le16\tvendor_id;\t\t \n\t__le16\tsubsystem_id;\t\t \n\t__le16\tsubsystem_vendor_id;\t \n\tu8\tmaxlat;\t\t\t \n\tu8\tmingnt;\t\t\t \n\t__le16\tcis_pointer_low;\t \n\t__le16\tcis_pointer_high;\t \n\t__le16\tcsr18;\t\t\t \n\tu8\treserved_4[16];\t\t \n\tu8\td1_pwrdara;\t\t \n\tu8\td0_pwrdara;\t\t \n\tu8\td3_pwrdara;\t\t \n\tu8\td2_pwrdara;\t\t \n\tu8\tantenna_power[14];\t \n\t__le16\tcis_wordcnt;\t\t \n\tu8\ttx_power[14];\t\t \n\tu8\tlpf_cutoff[14];\t\t \n\tu8\tlnags_threshold[14];\t \n\t__le16\tchecksum;\t\t \n\tu8\tcis_data[];\t\t \n} __packed;\n\nstruct adm8211_priv {\n\tstruct pci_dev *pdev;\n\tspinlock_t lock;\n\tstruct adm8211_csr __iomem *map;\n\tstruct adm8211_desc *rx_ring;\n\tstruct adm8211_desc *tx_ring;\n\tdma_addr_t rx_ring_dma;\n\tdma_addr_t tx_ring_dma;\n\tstruct adm8211_rx_ring_info *rx_buffers;\n\tstruct adm8211_tx_ring_info *tx_buffers;\n\tunsigned int rx_ring_size, tx_ring_size;\n\tunsigned int cur_tx, dirty_tx, cur_rx;\n\n\tstruct ieee80211_low_level_stats stats;\n\tstruct ieee80211_supported_band band;\n\tstruct ieee80211_channel channels[14];\n\tint mode;\n\n\tint channel;\n\tu8 bssid[ETH_ALEN];\n\n\tu8 soft_rx_crc;\n\tu8 retry_limit;\n\n\tu8 ant_power;\n\tu8 tx_power;\n\tu8 lpf_cutoff;\n\tu8 lnags_threshold;\n\tstruct adm8211_eeprom *eeprom;\n\tsize_t eeprom_len;\n\n\tu32 nar;\n\n#define ADM8211_TYPE_INTERSIL\t0x00\n#define ADM8211_TYPE_RFMD\t0x01\n#define ADM8211_TYPE_MARVEL\t0x02\n#define ADM8211_TYPE_AIROHA\t0x03\n#define ADM8211_TYPE_ADMTEK     0x05\n\tunsigned int rf_type:3;\n\tunsigned int bbp_type:3;\n\n\tu8 specific_bbptype;\n\tenum {\n\t\tADM8211_RFMD2948 = 0x0,\n\t\tADM8211_RFMD2958 = 0x1,\n\t\tADM8211_RFMD2958_RF3000_CONTROL_POWER = 0x2,\n\t\tADM8211_MAX2820 = 0x8,\n\t\tADM8211_AL2210L = 0xC,\t \n\t} transceiver_type;\n};\n\nstruct ieee80211_chan_range {\n\tu8 min;\n\tu8 max;\n};\n\nstatic const struct ieee80211_chan_range cranges[] = {\n\t{1,  11},\t \n\t{1,  11},\t \n\t{1,  13},\t \n\t{10, 11},\t \n\t{10, 13},\t \n\t{14, 14},\t \n\t{1,  14},\t \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}