Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 30 10:51:25 2019
| Host         : lucas-Inspiron-5480 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file compute_tile_dm_nexys4_control_sets_placed.rpt
| Design       : compute_tile_dm_nexys4
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1646 |
|    Minimum number of control sets                        |  1597 |
|    Addition due to synthesis replication                 |    49 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1668 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1646 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |   116 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    12 |
| >= 16              |  1373 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7712 |         1877 |
| No           | No                    | Yes                    |              45 |           10 |
| No           | Yes                   | No                     |            2143 |          635 |
| Yes          | No                    | No                     |           41160 |        11563 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4296 |         1221 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                                                                       Enable Signal                                                                                                                       |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_mpbuffer/u_buffer/genblk2[1].u_endpoint/u_packetbuffer_out/FSM_sequential_state_out_reg[0]                                                                                                                                          |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/rp_reg[3][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                   |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/state_reg[3]                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              1 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/state_reg[3]                                                                                                                                                                           | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/state_reg[2]                                                                                                                 |                2 |              3 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_nocreq/open_responses[3]_i_1_n_0                                                                                                                                                                               | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_op_rfe_o_reg_4                                                                                                                       | u_board/rst_cpu0                                                                                                                                                                                |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o[3]_i_1__1_n_0                                                                                                                                 |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_2[0]                                                                                                  |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_cdc/u_fifo/E[0]                                                                                                                                                                                                                           | u_debuginterface/u_him/u_egress_buffer/full_reg                                                                                                                                                 |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o[3]_i_1__2_n_0                                                                                                                                 |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                   |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_reg_2                                                                                                                                          | u_board/rst_cpu0                                                                                                                                                                                |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/padv_ctrl_reg                                                                                                                        | u_board/rst_cpu0                                                                                                                                                                                |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o[3]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/state_reg[2]_1[0]                                                                                                                                                                      | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                          | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_demux/buf_reg_reg[2][valid]_1[0]                                                                                                                                                         | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                      | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                3 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_wbreq/data_fifo_pos[3]_i_1_n_0                                                                                                                                                                                 | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_scm/u_regaccess/nxt_state                                                                                                                                                                                                              | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_cdc/u_fifo/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o[3]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_mpbuffer/u_buffer/genblk2[1].u_endpoint/u_packetbuffer_out/E[0]                                                                                                                                                                     |                                                                                                                                                                                                 |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_state                                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/ctrl_op_rfe_o_reg_2                                                                                                                  | u_board/rst_cpu0                                                                                                                                                                                |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/nxt_payload_flit_cnt                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[4]_i_1_n_0                                                 |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                          |                1 |              4 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_nocreq/nxt_noc_req_packet_count                                                                                                                                                                                | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   |                                                                                                                                                                                                 |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[0]                                                                                                                                        | u_board/rst_vector_reg[1]_6[0]                                                                                                                                                                  |                4 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[0]                                                                                                                                        | u_board/rst_vector_reg[1]_5[0]                                                                                                                                                                  |                3 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   |                                                                                                                                                                                                 |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_mux/state_reg[0]_2[0]                                                                                                                                                                        |                                                                                                                                                                                                 |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/ingress_active_reg[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/nxt_req_beats                                                                                                                                                                          | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/state_reg[3]_0                                                                                                               |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_ingress_buffer/rp[4]_i_1__1_n_0                                                                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_nocreq/nxt_noc_req_packet_size                                                                                                                                                                                 | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count                                                                                                                                                    | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_0                                                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                          |                4 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_mpbuffer/u_buffer/genblk2[0].u_endpoint/u_packetbuffer_out/rp[4]_i_1__0_n_0                                                                                                                                                         | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_mpbuffer/u_buffer/genblk2[1].u_endpoint/u_packetbuffer_out/rp[4]_i_1_n_0                                                                                                                                                            | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_buffer/u_fifo/rd_count[4]_i_1_n_0                                                                                                                                                                                                        | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_buffer/u_fifo/fifo_rd_en                                                                                                                                                                                                                 | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count                                                                                                                                                    | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_0                                                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                              |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_egress_buffer/rp[4]_i_1__2_n_0                                                                                                                                                                                                   | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/u_fifo/p_1_out[0]                                                                                                                                                                                                                    | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                              |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rstdiv0_sync_r1_reg_rep__11                                                                    |                3 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[0]                                                                                                                                        | u_board/SS[0]                                                                                                                                                                                   |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                3 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[1][0]                                                                                         |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count                                                                                                                                                    | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_0                                                               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][4]_i_1_n_0               |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[1][0]                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count                                                                                                                                                    | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_0                                                               |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[0]                                                                                                                                        | u_board/SR[0]                                                                                                                                                                                   |                2 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                 |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                1 |              5 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                 |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_1[0]                                                                                                  |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |                5 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_receive/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                1 |              6 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   | u_board/rst_vector_reg[1]_0                                                                                                                                                                     |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/E[0]                                                                                                                                                                              | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                4 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam_wb_if/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                          | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/u_fifo/fifo_rd_en                                                                                                                                                                                                                    | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/padv_ctrl_reg_0                                                            |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                      | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/E[0]                                                                                                                                                                              | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/ctrl_op_rfe_o_reg_4                                                                                                                  | u_board/rst_vector_reg[1]_2                                                                                                                                                                     |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/buf_reg_reg[0][data][15]_0                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/E[0]                                                                                                                                                                              | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg_is_regaccess_reg[2]_0                                                                                                                                                     | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_op_rfe_o_reg_2                                                                                                                       | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_op_rfe_o_reg_5                                                             |                3 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_receive/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                                                                         | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                2 |              7 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                5 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/lcr_reg[7]_1[0]                                                                                                                                                                                                                |                                                                                                                                                                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/dbus_bsel_o_reg[0]_4[0]                                                                                                                                                                                                        | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_save_lru                                                         |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/lcr_reg[7]_1[1]                                                                                                                                                                                                                |                                                                                                                                                                                                 |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_o0                                                                                                                                   |                                                                                                                                                                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                 |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_o0                                                                                                                                   |                                                                                                                                                                                                 |                4 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/lcr_reg[7]                                                                                                                                                                     | u_compute_tile/u_bus/u_mux/lcr_reg[7]                                                                                                                                                           |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/nxt_req_beats                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_o0                                                                                                                                   |                                                                                                                                                                                                 |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_cdc/will_update_middle                                                                                                                                                                                                                    | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_cdc/will_update_dout                                                                                                                                                                                                                      | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/dout_valid_reg_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/will_update_middle                                                                                                                                                                                                                   | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/will_update_dout                                                                                                                                                                                                                     | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_o0                                                                                                                                   |                                                                                                                                                                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/u_fifo/fifo_rd_en                                                                                                                                                                                                                    |                                                                                                                                                                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                 |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                                 |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                 |                1 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                3 |              8 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           | u_board/rst_cpu0                                                                                                                                                                                |                6 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        | u_board/rst_cpu0                                                                                                                                                                                |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        | u_board/rst_cpu0                                                                                                                                                                                |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        | u_board/rst_cpu0                                                                                                                                                                                |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/ctrl_lsu_adr_o_reg[1]                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                4 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        | u_board/rst_cpu0                                                                                                                                                                                |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           | u_board/rst_cpu0                                                                                                                                                                                |                6 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                4 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/we                                                                                                          | u_board/rst_cpu0                                                                                                                                                                                |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/ctrl_op_rfe_o_reg_4                                                                                                                  | u_board/rst_cpu0                                                                                                                                                                                |                5 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/ctrl_lsu_adr_o_reg[1]                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                4 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/p_1_in43_out                                                                                                                                     | u_board/rst_cpu0                                                                                                                                                                                |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                4 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                     | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_op_rfe_o_reg_2                                                                                                                       | u_board/rst_cpu0                                                                                                                                                                                |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_sample/E[0]                                                                                                                                                                                         | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                 |                3 |              9 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |             10 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                3 |             11 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                 |               12 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_ingress_buffer/flit_in_fire                                                                                                                                                                                                      | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_control/transfer_counter[0]_i_1_n_0                                                                                                                                                                                                              | u_board/com_rst_host_reg                                                                                                                                                                        |                3 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                3 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_egress_buffer/flit_in_fire                                                                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_control/u_creditor/credit[11]_i_1_n_0                                                                                                                                                                                                            | u_board/com_rst_host_reg                                                                                                                                                                        |                2 |             12 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam_wb_if/nxt_beats                                                                                                                                                                                            |                                                                                                                                                                                                 |                4 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/req_addr[28]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                 |                2 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_3[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                5 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_2[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                7 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_2[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                3 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_22[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                2 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_35[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                6 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_26[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                2 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                5 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_1[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                5 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_26[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                4 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_35[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                4 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                5 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_22[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                3 |             13 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/ov_counter0                                                                                                                                                                   | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/ov_counter0                                                                                                                                                                   | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/ov_counter0                                                                                                                                                                   | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter0                                                                                                                                                                                  | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter0                                                                                                                                                                                  | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_clk_gen_ddr/inst/clk_ddr_sys                                                     |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_control/u_ingress/E[0]                                                                                                                                                                                                                           | u_board/com_rst_host_reg                                                                                                                                                                        |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter0                                                                                                                                                                                  | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_scm/u_regaccess/mod_event_dest[15]_i_1__9_n_0                                                                                                                                                                                          | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/ov_counter0                                                                                                                                                                   | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter0                                                                                                                                                                                  | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_sample/ov_counter[5]                                                                                                                      |                4 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                 |                5 |             15 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/req_addr[15]_i_1__3_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/resp_dest[15]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                7 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/req_addr[15]_i_1_n_0                                                                                                                                                          | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1_n_0                                                                                                                                                    | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[6]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_scm/u_regaccess/req_addr[15]_i_1__10_n_0                                                                                                                                                                                               | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/resp_dest[15]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__3_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                7 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_buffer/u_fifo/fifo_rd_en                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_scm/u_regaccess/resp_dest[15]_i_1__9_n_0                                                                                                                                                                                               |                                                                                                                                                                                                 |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_buffer/will_update_dout                                                                                                                                                                                                                  | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_mpbuffer/u_buffer/genblk2[1].u_endpoint/u_packetbuffer_out/FSM_sequential_state_out_reg[0]                                                                                                                                          | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_buffer/will_update_middle                                                                                                                                                                                                                | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__6_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_receive/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/req_addr[15]_i_1__4_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[6]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                7 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/resp_dest[15]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/req_di_src[15]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                 |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/req_addr[15]_i_1__8_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[6]_4[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[6]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                 |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__4_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                                  | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/rp_reg[3][0]                                                                                                                                                                                                                   | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                9 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__7_n_0                                                                                                                                                      | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/req_addr[15]_i_1__2_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/resp_dest[15]_i_1__5_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/req_addr[15]_i_1__5_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                9 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/req_addr[15]_i_1__0_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__0_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/resp_dest[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                 |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/req_addr[15]_i_1__9_n_0                                                                                                                                                        | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/resp_dest[15]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/nxt_reqresp_value_0                                                                                                                                                            | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__8_n_0                                                                                                                                                  | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                2 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/req_addr[15]_i_1__1_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/resp_dest[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                 |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__1_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/resp_dest[15]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_scm/u_regaccess/nxt_reqresp_value                                                                                                                                                                                                      | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                8 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__5_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/nxt_reqresp_value                                                                                                                                                             | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                4 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_regaccess/mod_event_dest[15]_i_1__2_n_0                                                                                                                                                 | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/req_addr[15]_i_1__6_n_0                                                                                                                                                       | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_regaccess/resp_dest[15]_i_1__6_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                6 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/resp_dest[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/req_addr[15]_i_1__7_n_0                                                                                                                                                            | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |                3 |             16 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_demux/buf_reg[2][data][15]_i_1__7_n_0                                                                                                                                                    |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__8_n_0                                                                                                                                                    |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_demux/buf_reg                                                                                                                                                                            |                                                                                                                                                                                                 |                8 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/buf_reg                                                                                                                                                                                |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__6_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_ingress_buffer/flit_in_fire                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_him/u_egress_buffer/flit_in_fire                                                                                                                                                                                                       |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                 |                6 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                6 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                6 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                7 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                4 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg3_out                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg[1][data][15]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                 |                3 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_regaccess/u_demux/buf_reg                                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             17 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                7 |             18 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_36[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                3 |             19 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                6 |             19 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_0[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                6 |             19 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_1[0]                                                                                                                    | u_board/rst_cpu0                                                                                                                                                                                |                6 |             19 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_36[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                4 |             19 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[2].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[8].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[8].u_router/u_buffer0/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[2].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[6].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                4 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[3].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[4].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                4 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[7].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[3].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                7 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[4].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                 |                5 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_ring_router_gateway/u_buffer1/flit_in_fire                                                                                                                                                                                             |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[6].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                4 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[7].u_router/u_buffer0/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                4 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_debuginterface/u_ring_router_gateway/u_mux_ring0/flit_in_fire                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[9].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[5].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[9].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[5].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[0].u_router/u_mux_ring0/flit_in_fire                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[1].u_router/u_buffer0/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                4 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[1].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_debug_ring.u_debug_ring_segment/gen_router[0].u_router/u_buffer1/flit_in_fire                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             20 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o_reg_0                                                                    |                6 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/E[0]                                                                                                                                 |                                                                                                                                                                                                 |                5 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_rfe_o_reg                                                                             |                7 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                6 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/E[0]                                                                                                                                 |                                                                                                                                                                                                 |                6 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_ctrl_reg                                                                                 |                7 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/exception_r_reg_0[0]                                                                                                                 |                                                                                                                                                                                                 |                7 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/p_37_in                                                                                                                                                  |                                                                                                                                                                                                 |                6 |             23 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_ingress_cdc/u_fifo/p_1_out[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                 |                3 |             24 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                5 |             24 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                5 |             24 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                6 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                 |                6 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |                8 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                 |                7 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                8 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_ctrl_reg_0                                                                        |                8 |             25 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                 |                7 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                 |               10 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/com_rst_host_reg                                                                                                                                                                        |                9 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                 |                9 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                 |                7 |             26 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[2]                                                                                            |                                                                                                                                                                                                 |                5 |             27 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_sequential_state_reg[2]                                                                                                    |                                                                                                                                                                                                 |                9 |             27 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[2]                                                                                            |                                                                                                                                                                                                 |                5 |             27 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[2]                                                                                            |                                                                                                                                                                                                 |                8 |             27 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |               11 |             28 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                7 |             29 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[60]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                 |                7 |             29 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[60]_i_1_n_0                                                                                                        |                                                                                                                                                                                                 |                6 |             29 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam_wb_if/nxt_addr_o                                                                                                                                                                                           |                                                                                                                                                                                                 |                8 |             29 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_glip/u_control/u_egress/FSM_sequential_state_reg[1]_1                                                                                                                                         |                5 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |                9 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_wbreq/nxt_wb_req_count                                                                                                                                                                                         | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                5 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/E[0]                                                                                                                                             |                                                                                                                                                                                                 |               12 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/E[0]                                                                                                                                             |                                                                                                                                                                                                 |                5 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |                7 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |               13 |             30 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1_n_0                                                                                                                                            | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                |                4 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                9 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1__0_n_0                                                                                                                                         | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                |                5 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1__1_n_0                                                                                                                                         | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                |                5 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[11]_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                8 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1__2_n_0                                                                                                                                         | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                |                4 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                8 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[11]_1[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                6 |             31 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_51                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_8                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_54                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_53                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_9                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_52                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_10                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_1                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_50                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_21                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_60                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/spr_bus_dat_r[31]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_21                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_25                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_59                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_10                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_58                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_11                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_55                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_56                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_57                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_12                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_14                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_23                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_22                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_98                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_85                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_86                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_87                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr[31]_i_1__1_n_0                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_88                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_89                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_90                                                                                                                               |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_91                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_92                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_93                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_94                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_95                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_96                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_97                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/exception_r_reg_1[0]                                                                                                                 | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_99                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[31]                                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[11]_2[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat                                                                                                                                                  |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_27[0]                                                                                                                   |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[0].pcu_pcmr_reg[0][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[1].pcu_pcmr_reg[1][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[2].pcu_pcmr_reg[2][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_1[0]                                                                                                                              |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_2[0]                                                                                                                              |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat                                                                                                                                                |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o[31]_i_1__0_n_0                                                                  |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_73                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_62                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_63                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_64                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_65                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_66                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_67                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_68                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_69                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_reg_0[0]                                                                                                                 |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_70                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_71                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_72                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_61                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_74                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_75                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_76                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_reg_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_77                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_78                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/E[0]                                                                                                                                                     | u_board/rst_cpu0                                                                                                                                                                                |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_79                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_80                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_81                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_82                                                                                                                               |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_83                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_84                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_107                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_25                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_26                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_5                                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_6                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_7                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_8                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_9                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_100                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_101                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_102                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_103                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_104                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_105                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_106                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_24                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_108                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_109                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_110                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_111                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_112                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_113                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_114                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_115                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_116                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_117                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_118                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_119                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_120                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_10                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_22                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_23                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_24                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_25                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_26                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_27                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_3                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_4                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_5                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_6                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_7                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_8                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_9                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_121                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_11                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_12                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_13                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_14                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_15                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_16                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_17                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_18                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_19                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_20                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_22                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_23                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_35                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_150                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_151                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_152                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_153                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_154                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_155                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_156                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_29                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_30                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_31                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_32                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_33                                                                                                                               |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_34                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_149                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_36                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_37                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_38                                                                                                                               |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_39                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_40                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_41                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_42                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_43                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_44                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_45                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_46                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_47                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_48                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_135                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_122                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_123                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_124                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_125                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_126                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_127                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_128                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_129                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_130                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_131                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_132                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_133                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_134                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_49                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_136                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_137                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_138                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_139                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_140                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_141                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_142                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_143                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_144                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_145                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_146                                                                                                                              |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_147                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_148                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_75                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_11                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_10                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_9                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_10                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_8                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_78                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_77                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_76                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_12                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_74                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_73                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_72                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_71                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_70                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_7                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_69                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_23                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_37                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_36                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_35                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_32                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_31                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_30                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_27                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_26                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_68                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_20                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_2                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_17                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_16                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_15                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_14                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_13                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_45                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_52                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_51                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_50                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_5                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_49                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_48                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_47                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_46                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_53                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_44                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_43                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_42                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_41                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_40                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_4                                                                                                                       |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_39                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_40                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_54                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_55                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_56                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_57                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_58                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_59                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_6                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_60                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_61                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_62                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_63                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_64                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_65                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_66                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_67                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_79                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[1].pcu_pcmr_reg[1][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[0].pcu_pcmr_reg[0][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_27[0]                                                                                                                   |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[11]_1[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o[31]_i_1__1_n_0                                                                                                                         | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_9                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_80                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_8                                                                                                                       |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[2].pcu_pcmr_reg[2][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_78                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_77                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_76                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_75                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_74                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_73                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_72                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_71                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_1[0]                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_2[0]                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/spr_bus_dat_r[31]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat                                                                                                                                                |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                                                                                                                 |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                                                                                                                 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o[31]_i_1__1_n_0                                                                  |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam_wb_if/nxt_read_data_reg                                                                                                                                                                                    |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat                                                                                                                                                  |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[31]                                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_na/u_dma/ctrl_initiator/u_nocreq/nxt_noc_req_counter                                                                                                                                                                                     | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/r3_copy0__0                                                                                                                                                                                                 |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/r3_copy0__0                                                                                                                                                                                                 |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/r3_copy0__0                                                                                                                                                                                                 |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_demux/req_we_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_48                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_56                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_55                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_54                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_53                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_52                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_51                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_50                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_49                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_57                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_47                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_46                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_45                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_44                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_43                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_42                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_41                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_38                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_58                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_59                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_6                                                                                                                       |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_60                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_61                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_62                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_63                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_64                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_65                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_66                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_67                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_68                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_69                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_7                                                                                                                       |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_70                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_0                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_14                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_13                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_12                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_10                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_1                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_17                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_9                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_8                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_7                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_5                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_4                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_3                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_21                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_18                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_19                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_2                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_20                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_22                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_23                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_24                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_25                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_3                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_4                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_5                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_6                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_7                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_8                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_21                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_34                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_33                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_31                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_3                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_29                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_28                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_27                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_25                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_4                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_20                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_2                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_19                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_17                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_16                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_14                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_12                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_9                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_8                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_0                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_1                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_10                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_11                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_12                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_13                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_14                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_15                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_16                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_17                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_18                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_19                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_2                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_20                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_0                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_9                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_8                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_7                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_5                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_26                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_25                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_10                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_23                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_22                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_21                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_20                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_19                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_18                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_17                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_12                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_13                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_14                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_15                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_18                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_21                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_25                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_28                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_29                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_30                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_33                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_34                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_35                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_17                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_23                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_22                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_21                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_20                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_2                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_19                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_18                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_25                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_13                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_12                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_11                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_10                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_1                                                                                                                       |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_26                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_27                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_3                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_4                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_5                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_7                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_8                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_9                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_10                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_11                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_12                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_13                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_14                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_41                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_53                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_52                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_51                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_50                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_49                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_48                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_47                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_46                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_45                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_44                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_54                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_40                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_39                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_36                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_35                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_34                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_31                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_30                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_27                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_21                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_63                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_73                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_72                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_71                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_70                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_69                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_68                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_67                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_66                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_65                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_64                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_20                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_62                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_61                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_60                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_59                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_58                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_57                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_56                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_55                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_78                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_88                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_87                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_86                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_85                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_84                                                                                                                      |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_83                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_82                                                                                                                      |                                                                                                                                                                                                 |               16 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_81                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_80                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_79                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_89                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_77                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_76                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_75                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_74                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_73                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_72                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_71                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_70                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_69                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_99                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_19                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_18                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_17                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_16                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_15                                                                                                                      |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_14                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_13                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_10                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_74                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_98                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_97                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_96                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_95                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_94                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_93                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_92                                                                                                                      |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_91                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_90                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_28                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_10                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_9                                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_5                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_4                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_35                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_34                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_32                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_30                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_3                                                                                                                       |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_29                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_11                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_26                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_22                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_20                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_18                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_17                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_13                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_11                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_20                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_9                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_8                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_7                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_5                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_4                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_3                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_23                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_22                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_21                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_5                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_2                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_19                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_18                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_17                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_16                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_15                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_14                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_13                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_12                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_84                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                                                                                                                 |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat                                                                                                                                                |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/spr_bus_dat_r[31]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_2[0]                                                                                                                              |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_1[0]                                                                                                                              |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[2].pcu_pcmr_reg[2][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[1].pcu_pcmr_reg[1][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[0].pcu_pcmr_reg[0][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_1[0]                                                                                                                    |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]_1[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                                                                                                                 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o[31]_i_1__2_n_0                                                                  |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_83                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_82                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_81                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_80                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_79                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_78                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_77                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_76                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[9]_75                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_12                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_29                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_28                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_27                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_26                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_25                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_18                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_16                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_15                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_14                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_13                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_68                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_reg_2[0]                                                                                                                 |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_reg_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_o                                                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr[31]_i_1_n_0                                                                                                                 | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pcu.mor1kx_pcu/exception_taken_reg                                                                                                                       | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[31]                                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat                                                                                                                                                  |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat                                                                                                                                                  |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_144                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_154                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_153                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_152                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_151                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_150                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_149                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_148                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_147                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_146                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_145                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_155                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_143                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_142                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_141                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_140                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_139                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_138                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_137                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_136                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_135                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_134                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_168                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_182                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_179                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_176                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_175                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_174                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_173                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_172                                                                                                                     |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_171                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_170                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_169                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_133                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_167                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_166                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_165                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_161                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_160                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_159                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_158                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_157                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_156                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_101                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_111                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_110                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_109                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_108                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_107                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_106                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_105                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_104                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_103                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_102                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_112                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_100                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_reg_1[0]                                                                                                                 |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_reg_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_o                                                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr[31]_i_1__2_n_0                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/execute_bubble_o_reg[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_taken_reg_0[0]                                                                                                                  | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_122                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_132                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_131                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_130                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_129                                                                                                                     |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_128                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_127                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_126                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_125                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_124                                                                                                                     |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_123                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_185                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_121                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_120                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_119                                                                                                                     |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_118                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_117                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_116                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_115                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_114                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_113                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_36                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_46                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_45                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_44                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_43                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_42                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_41                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_40                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_39                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_38                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_37                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_47                                                                                                                      |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_35                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_34                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_33                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_239                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_238                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_237                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_236                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_235                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_234                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_57                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_67                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_66                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_65                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_64                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_63                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_62                                                                                                                      |                                                                                                                                                                                                 |               16 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_61                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_60                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_59                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_58                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_233                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_56                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_55                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_54                                                                                                                      |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_53                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_52                                                                                                                      |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_51                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_50                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_49                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_48                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_201                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_211                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_210                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_209                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_208                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_207                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_206                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_205                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_204                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_203                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_202                                                                                                                     |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_212                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_200                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_199                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_196                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_195                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_194                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_191                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_190                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_189                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_186                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_222                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_232                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_231                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_230                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_229                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_228                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_227                                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_226                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_225                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_224                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_223                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_2                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_221                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_220                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_219                                                                                                                     |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_218                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_217                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_216                                                                                                                     |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_215                                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_214                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[7]_213                                                                                                                     |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_94                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[2].pcu_pcmr_reg[2][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[1].pcu_pcmr_reg[1][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pcu_generate[0].pcu_pcmr_reg[0][2][0]                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_2[0]                                                                                                                    |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]_1[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_99                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_98                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_97                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_96                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_95                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_1[0]                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_93                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_92                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_91                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_90                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_89                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_88                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_87                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_86                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_85                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_84                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/exception_taken_reg_0[0]                                                                                                             | u_board/rst_cpu0                                                                                                                                                                                |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_21                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_14                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_12                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_10                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_1                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_reg_0[0]                                                                                                                 |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_o_reg_1[0]                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_reg_0[0]                                                                                                                   | u_board/rst_cpu0                                                                                                                                                                                |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_o                                                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_83                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/E[0]                                                                                                                                 | u_board/rst_cpu0                                                                                                                                                                                |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr[31]_i_1__0_n_0                                                                                                              | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[31]                                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/r3_copy0__0                                                                                                                                                                                                 |                                                                                                                                                                                                 |                5 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat                                                                                                                                                |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/spr_bus_dat_r[31]_i_1_n_0                                                                                                          |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o[31]_i_1_n_0                                                                     |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                                                                                                                   |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_reg_2[0]                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_51                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_61                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_60                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_59                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_58                                                                                                                               |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_57                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_56                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_55                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_54                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_53                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_52                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_62                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_50                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_49                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_48                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_47                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_46                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_45                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_44                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_43                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_42                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_72                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_82                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_81                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_80                                                                                                                               |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_79                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_78                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_77                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_76                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_75                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_74                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_73                                                                                                                               |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_22                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_71                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_70                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_69                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_68                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_67                                                                                                                               |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_66                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_65                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_64                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_63                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_13                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_22                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_20                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_2                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_19                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_18                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_17                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_16                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_15                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_14                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_23                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_11                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_10                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_1                                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_0                                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_9                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_8                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_7                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_1                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_20                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_19                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_18                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_17                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_15                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_13                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_12                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_11                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_10                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_5                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_9                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_8                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_7                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_6                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_5                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_4                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_3                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_25                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_24                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_17                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_31                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_3                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_29                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_28                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_27                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_25                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_21                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_20                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_2                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_19                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_33                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_14                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_11                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_9                                                                                                                       |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_8                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_25                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]_23                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_14                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_4                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_3                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_20                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_2                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_19                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_18                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_17                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_16                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_1                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_13                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_11                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_10                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_1                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[2]_0                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_8                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_4                                                                                                                       |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[1]_34                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_16                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_5                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_4                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_3                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_24                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_23                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_22                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_20                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_14                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_15                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_6                                                                                                                       |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_19                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_18                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_17                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_16                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_15                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_14                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_13                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_12                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_11                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_10                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_105                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_12                                                                                                                      |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_13                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_114                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_113                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_111                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_110                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_109                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_108                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_107                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_106                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_17                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_104                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_103                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_102                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_101                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_100                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o[31]_i_1_n_0                                                                                                                            | u_board/rst_cpu0                                                                                                                                                                                |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_9                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_8                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[5]_7                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_6                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_16                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_15                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_13                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_12                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_10                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_1                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_9                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_8                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_7                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_17                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_5                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_4                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_3                                                                                                                       |                                                                                                                                                                                                 |               14 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_25                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_24                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_23                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_22                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_21                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_2                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_20                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_25                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_18                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_9                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_8                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_7                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_6                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_5                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_4                                                                                                                       |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_3                                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_27                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_26                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_112                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_24                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_23                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_19                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_22                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_21                                                                                                                      |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_20                                                                                                                      |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_2                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_19                                                                                                                      |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[4]_18                                                                                                                      |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_139                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_127                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_128                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_129                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_155                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_130                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_131                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_132                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_133                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_154                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_134                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_135                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_136                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_137                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_138                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_126                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_140                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_141                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_142                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_153                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_152                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_151                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_143                                                                                                                              |                                                                                                                                                                                                 |                6 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_144                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_150                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_145                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_146                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_149                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_147                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_148                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_116                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_11                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_10                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_41                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_40                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_39                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_38                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_37                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_115                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_36                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[3]_0                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_35                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_34                                                                                                                               |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_33                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_125                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_117                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_118                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_31                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_119                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_32                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_120                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_121                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_124                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_123                                                                                                                              |                                                                                                                                                                                                 |                9 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_122                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_30                                                                                                                               |                                                                                                                                                                                                 |               10 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_29                                                                                                                               |                                                                                                                                                                                                 |               11 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_bus_ack_reg_156                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[27]_1[0]                                                                                                                              |                                                                                                                                                                                                 |               10 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                                                                                                                    |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[27]_1[0]                                                                                                                              |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                                                                          |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                                                                          |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                                                                          |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                                                                                                                    |                                                                                                                                                                                                 |               10 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/SR[0]                                                                                                                                          |                                                                                                                                                                                                 |                9 |             33 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                9 |             34 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             35 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                                                                           |                                                                                                                                                                                                 |               10 |             42 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                                                                           |                                                                                                                                                                                                 |                8 |             42 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_save_lru                                                                                                                   |                                                                                                                                                                                                 |               11 |             42 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_save_lru                                                                                                           |                                                                                                                                                                                                 |               11 |             42 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |               16 |             47 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |               14 |             48 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |               12 |             48 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/rst_vector_reg[0][0]                                                                                                                                                                    |               21 |             56 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o_reg_0                                                                                                                           |                                                                                                                                                                                                 |               15 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                                                                                                                    |                                                                                                                                                                                                 |               15 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o_reg_0                                                                                                                           |                                                                                                                                                                                                 |               19 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                 |               14 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                                                                                                                    |                                                                                                                                                                                                 |               19 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/E[0]                                                                                                                                             |                                                                                                                                                                                                 |               18 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_valid_o_reg[0]                                                                                                                             |                                                                                                                                                                                                 |               19 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o_reg_0                                                                                                                           |                                                                                                                                                                                                 |               14 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                 |               14 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o_reg_0                                                                                                                           |                                                                                                                                                                                                 |               25 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                 |               15 |             64 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/rst_vector_reg[1]_7[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                 |               16 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/rst_vector_reg[1]_4[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                 |               15 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_reg_1[0]                                                                                                                                       |                                                                                                                                                                                                 |               18 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                 |               20 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/rst_vector_reg[1]_1[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                 |               15 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/rst_vector_reg[1][0]                                                                                                                                                                                                                              |                                                                                                                                                                                                 |               18 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                 |               17 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/E[0]                                                                                                                                                     |                                                                                                                                                                                                 |               17 |             66 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   |                                                                                                                                                                                                 |               21 |             72 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_execute_o                                                                                                                                   |                                                                                                                                                                                                 |               24 |             72 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_op_rfe_o_reg_2                                                                                                                       |                                                                                                                                                                                                 |               17 |             72 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/ctrl_op_rfe_o_reg_4                                                                                                                  |                                                                                                                                                                                                 |               22 |             72 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               26 |             74 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_downscale/wr_en0                                                                                                                                                                                                                          | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |               14 |             76 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/FSM_sequential_state_reg[0]_1[0]                                                                                                                                      |                                                                                                                                                                                                 |               24 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_buffer/fifo_data[0][80]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                 |               26 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/FSM_sequential_state_reg[0]_1[0]                                                                                                                                      |                                                                                                                                                                                                 |               29 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_buffer/fifo_data[0][80]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                 |               24 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/FSM_sequential_state_reg[0]_1[0]                                                                                                                                      |                                                                                                                                                                                                 |               25 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_stm/u_stm/u_buffer/fifo_data[0][80]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                 |               27 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_buffer/fifo_data[0][80]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                 |               25 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_stm/u_stm/u_packetization/u_packetization/FSM_sequential_state_reg[0]_1[0]                                                                                                                                      |                                                                                                                                                                                                 |               22 |             81 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_glip/u_egress_cdc/u_fifo/fifo_rd_en                                                                                                                                                                                                                     | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |               15 |             85 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                 |               11 |             88 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               23 |             93 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                 |               12 |             96 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                 |               12 |             96 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               31 |             97 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               33 |             98 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               31 |             98 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_buffer/fifo_data[7][101]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                 |               26 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        |                                                                                                                                                                                                 |               26 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_buffer/fifo_data[7][101]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                 |               29 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_buffer/fifo_data[7][101]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                 |               28 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/fifo_write_ptr_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                 |               25 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/fifo_write_ptr_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                 |               27 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/fifo_write_ptr_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                 |               30 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].gen_ctm_stm.u_ctm/u_ctm/u_buffer/fifo_data[7][101]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                 |               28 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].gen_ctm_stm.u_ctm/u_ctm/u_packetization/u_packetization/fifo_write_ptr_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                 |               30 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        |                                                                                                                                                                                                 |               22 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        |                                                                                                                                                                                                 |               24 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/E[0]                                                                                                        |                                                                                                                                                                                                 |               20 |             99 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_glip/fifo_rst_logic_reg_n_0_[0]                                                                                                                                                               |               22 |            101 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                 |               14 |            112 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                 |               14 |            112 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                 |               14 |            112 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/u_bus/u_mux/p_0_in                                                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |            126 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                 |               34 |            128 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       |                                                                                                                                                                                                 |               26 |            128 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                              |                                                                                                                                                                                                 |               30 |            129 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                 |               37 |            129 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                 |               40 |            132 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_reg_0                                                                                                                                                  |                                                                                                                                                                                                 |               25 |            144 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                 |               22 |            176 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                 |               24 |            192 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[3].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    |                                                                                                                                                                                                 |               45 |            209 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[2].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           |                                                                                                                                                                                                 |               45 |            209 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/padv_decode_o                                                                                                                                           |                                                                                                                                                                                                 |               57 |            209 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 | u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o                                                                                                                                    |                                                                                                                                                                                                 |               47 |            209 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/rst_cpu0                                                                                                                                                                                |               99 |            393 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           | u_board/bbstub_init_calib_complete[0]                                                                                                                                                           |              176 |            603 |
|  u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i_0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                 |             1878 |           7744 |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


