<!doctype html>
<html>
<head>
<title>MR1 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; MR1 (DDR_PHY) Register</p><h1>MR1 (DDR_PHY) Register</h1>
<h2>MR1 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000184</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080184 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000004</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>LPDDR4 Mode Register 1</td></tr>
</table>
<p></p>
<h2>MR1 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:16</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>RSVD</td><td class="center">15:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>RDPST</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Postamble Length<br/>0 = RD<br/>Post-amble<br/>= 0.5*tCK<br/>(default)<br/>1 = RD<br/>Post-amble<br/>= 1.5*tCK</td></tr>
<tr valign=top><td>nWR</td><td class="center"> 6:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write-recovery for auto-precharge command:<br/>3'b000 =<br/>nWR = 6<br/>(default)<br/>3'b001 =<br/>nWR = 10<br/>3'b010 =<br/>nWR = 16<br/>3'b011 =<br/>nWR = 20<br/>3'b100 =<br/>nWR = 24<br/>3'b101 =<br/>nWR = 30<br/>3'b110 =<br/>nWR = 34<br/>3'b111 =<br/>nWR = 40</td></tr>
<tr valign=top><td>RDPRE</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Preamble Length<br/>0 = RD Pre-<br/>amble =<br/>Static<br/>(default)<br/>1 = RD Pre-<br/>amble =<br/>Toggle</td></tr>
<tr valign=top><td>WRPRE</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Write Preamble Length<br/>0 =<br/>Reserved<br/>1 = WR<br/>Pre-amble<br/>= 2*tCK</td></tr>
<tr valign=top><td>BL</td><td class="center"> 1:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Burst Length<br/>2'b00 =<br/>BL=16<br/>Sequential<br/>(default)<br/>2'b01 =<br/>BL=32<br/>Sequential<br/>2'b10 =<br/>BL=16 or<br/>32<br/>Sequential<br/>(on-the-fly)<br/>2'b11 =<br/>Reserved</td></tr>
</table><p>Alternate Register MR1_DDR3, reset=0x4<br/>Alternate Register Field: DE Offset=0 Width=1 read-write<br/>[[*]] Description: DLL Enable/Disable<br/>Alternate Register Field: DIC_1 Offset=1 Width=1 read-write<br/>[[*]] Description: Output Driver Impedance Control<br/>Alternate Register Field: RTT_2 Offset=2 Width=1 read-write<br/>[[*]] Description: On Die Termination<br/>Alternate Register Field: AL Offset=3 Width=2 read-write<br/>[[*]] Description: Posted CAS Additive Latency<br/>Alternate Register Field: DIC_5 Offset=5 Width=1 read-write<br/>[[*]] Description: Output Driver Impedance Control<br/>Alternate Register Field: RTT_6 Offset=6 Width=1 read-write<br/>[[*]] Description: On Die Termination<br/>Alternate Register Field: LEVEL Offset=7 Width=1 read-write<br/>[[*]] Description: Write Leveling Enable<br/>Alternate Register Field: RSVD_8 Offset=8 Width=1 read-write<br/>[[*]] Description: Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RTT_9 Offset=9 Width=1 read-write<br/>[[*]] Description: On Die Termination<br/>Alternate Register Field: RSVD_10 Offset=10 Width=1 read-write<br/>[[*]] Description: Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: TDQS Offset=11 Width=1 read-write<br/>[[*]] Description: Termination Data Strobe<br/>Alternate Register Field: QOFF Offset=12 Width=1 read-write<br/>[[*]] Description: Output Enable/Disable<br/>Alternate Register Field: RSVD_15_13 Offset=13 Width=3 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits for DDR3 and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: DE Offset=0 Width=1 read-write<br/>[[*]] Description: DLL Enable/Disable<br/>Alternate Register Field: DIC Offset=1 Width=2 read-write<br/>[[*]] Description: Output Driver Impedance Control<br/>Alternate Register Field: AL Offset=3 Width=2 read-write<br/>[[*]] Description: Posted CAS Additive Latency<br/>Alternate Register Field: RSVD_6_5 Offset=5 Width=2 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: LEVEL Offset=7 Width=1 read-write<br/>[[*]] Description: Write Leveling Enable<br/>Alternate Register Field: RTT Offset=8 Width=3 read-write<br/>[[*]] Description: On Die Termination<br/>Alternate Register Field: TDQS Offset=11 Width=1 read-write<br/>[[*]] Description: Termination Data Strobe<br/>Alternate Register Field: QOFF Offset=12 Width=1 read-write<br/>[[*]] Description: Output Enable/Disable<br/>Alternate Register Field: RSVD_15_13 Offset=13 Width=3 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: BL Offset=0 Width=3 read-write<br/>[[*]] Description: Burst Length<br/>Alternate Register Field: BT Offset=3 Width=1 read-write<br/>[[*]] Description: Burst Type<br/>Alternate Register Field: WC Offset=4 Width=1 read-write<br/>[[*]] Description: Wrap Control<br/>Alternate Register Field: nWR Offset=5 Width=3 read-write<br/>[[*]] Description: Write Recovery<br/>Alternate Register Field: RSVD Offset=8 Width=8 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits for LPDDR2 and is recommend by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: BL Offset=0 Width=3 read-write<br/>[[*]] Description: Burst Length<br/>Alternate Register Field: BT Offset=3 Width=1 read-write<br/>[[*]] Description: Burst Type<br/>Alternate Register Field: WC Offset=4 Width=1 read-write<br/>[[*]] Description: Wrap Control<br/>Alternate Register Field: nWR Offset=5 Width=3 read-write<br/>[[*]] Description: Write Recovery<br/>Alternate Register Field: RSVD Offset=8 Width=8 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits for LPDDR3 and is recommend by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.</p>
<p id=foot class=footer></p>
</body>
</html>