{"vcs1":{"timestamp_begin":1731765037.806971264, "rt":2.25, "ut":0.43, "st":0.28}}
{"vcselab":{"timestamp_begin":1731765040.133369579, "rt":1.26, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1731765041.456805011, "rt":0.35, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731765037.269889122}
{"VCS_COMP_START_TIME": 1731765037.269889122}
{"VCS_COMP_END_TIME": 1731765043.343061665}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333860}}
{"stitch_vcselab": {"peak_mem": 223432}}
