
---------- Begin Simulation Statistics ----------
final_tick                               1148489061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 456160                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563400                       # Number of bytes of host memory used
host_op_rate                                   693870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2849.88                       # Real time elapsed on the host
host_tick_rate                               30170103                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085981                       # Number of seconds simulated
sim_ticks                                 85981048250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        200607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68934                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492342                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192093                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8222658                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30565                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12651011                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82475                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6654                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402613657                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200085303                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68943                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27171840                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3606660                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171448181                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.209857                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.940204                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     72149888     42.08%     42.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42196463     24.61%     66.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2447842      1.43%     68.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11773801      6.87%     74.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501774      4.96%     79.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1523381      0.89%     80.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2318684      1.35%     82.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3364508      1.96%     84.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27171840     15.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171448181                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.687848                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.687848                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    111594948                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383512892                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10375883                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32560628                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72236                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17357163                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798902                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1367                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316415                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11482                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12651011                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544217                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           152310955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253553879                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144472                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073569                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8274568                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.474475                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    171960869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.239748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.304901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      109645542     63.76%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4238450      2.46%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2372686      1.38%     67.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914534      2.86%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925732      4.61%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1194866      0.69%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1757671      1.02%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6092734      3.54%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33818654     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    171960869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1889845                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         946817                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88491                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196470                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.216148                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146159587                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316393                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        812832                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923474                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          433                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393781                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382482410                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843194                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137389                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381093373                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17259408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72236                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17299891                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11036                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7020917                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3582                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       648907                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140212                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3582                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640217523                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380904566                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497814                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318708935                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.215050                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380951924                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773994057                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329381147                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.453809                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.453809                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90238      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233972870     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103530      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49870      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          193      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66400      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61723      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183110      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198725      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227507      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32878      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15599      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606494     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318747     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       301809      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1031      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381230763                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206135                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2402868                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169393                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1778105                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1951397                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005119                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204029     10.46%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2834      0.15%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6694      0.34%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736080     88.97%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1664      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           76      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381885787                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    934044039                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379735173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384314207                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382481118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381230763                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3606398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73116                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1292                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5931552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    171960869                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.216962                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170811                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     60135549     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15291455      8.89%     43.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26314966     15.30%     59.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22217692     12.92%     72.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19184288     11.16%     83.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12373804      7.20%     90.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9392362      5.46%     95.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4710068      2.74%     98.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2340685      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    171960869                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.216946                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544227                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  27                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5223848                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6336348                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923474                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170752609                       # number of misc regfile reads
system.switch_cpus_1.numCycles              171962096                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      19882082                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2082428                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17738598                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32020277                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619450                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356254819                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383045470                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533361636                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42497698                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     51715686                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72236                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     91770245                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5517382                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2311201                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777242153                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101301162                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          526758932                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765482425                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997204                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        15437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651825                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          15437                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99323                       # Transaction distribution
system.membus.trans_dist::CleanEvict              914                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99321                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1049                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       300977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       300977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 300977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     12780352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     12780352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12780352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100370                       # Request fanout histogram
system.membus.reqLayer2.occupancy           625650000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          544975250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1148489061000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          785726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142270144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          737665                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2238190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000067                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008213                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2238039     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    151      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2238190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246808499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            133999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171380                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171388                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171380                       # number of overall hits
system.l2.overall_hits::total                  171388                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325210                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325291                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           81                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325210                       # number of overall misses
system.l2.overall_misses::total               1325291                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  45513314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45521581500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8267500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  45513314000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45521581500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.910112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885488                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.910112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885488                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102067.901235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 34344.227707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34348.366887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102067.901235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 34344.227707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34348.366887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  32261214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32268671500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  32261214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32268671500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.910112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.910112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92067.901235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24344.227707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 24348.366887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92067.901235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24344.227707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 24348.366887                       # average overall mshr miss latency
system.l2.replacements                         722228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726381                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603056                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603056                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1251                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1251                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1251                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1251                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16605.915268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16605.915268                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1640                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28197493500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28197493500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 39115.811822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39115.811822                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  20988773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20988773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 29115.811822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 29115.811822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8267500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17315820500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17324088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774078                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.910112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102067.901235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28652.542948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28662.381560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11272440500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11279898000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.910112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92067.901235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18652.542948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18662.381560                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.348181                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.348181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3483                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703934                       # Number of tag accesses
system.l2.tags.data_accesses                 24703934                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1224916                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1224921                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            5                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1224916                       # number of overall hits
system.l3.overall_hits::total                 1224921                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       100294                       # number of demand (read+write) misses
system.l3.demand_misses::total                 100370                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           76                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       100294                       # number of overall misses
system.l3.overall_misses::total                100370                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6903500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8859614000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8866517500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6903500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8859614000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8866517500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           81                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325210                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325291                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           81                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325210                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325291                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.938272                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.075682                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.075734                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.938272                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.075682                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.075734                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90835.526316                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88336.430893                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88338.323204                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90835.526316                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88336.430893                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88338.323204                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               99323                       # number of writebacks
system.l3.writebacks::total                     99323                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       100294                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            100370                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           76                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       100294                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           100370                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5991500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7656086000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7662077500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5991500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7656086000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7662077500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.938272                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.075682                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.075734                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.938272                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.075682                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.075734                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78835.526316                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76336.430893                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76338.323204                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78835.526316                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76336.430893                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76338.323204                       # average overall mshr miss latency
system.l3.replacements                         115597                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1251                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1251                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1251                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1251                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       621551                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                621551                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        99321                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               99321                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   8769589000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    8769589000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720872                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720872                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.137779                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.137779                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88295.415874                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88295.415874                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        99321                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          99321                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7577737000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   7577737000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.137779                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.137779                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76295.415874                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76295.415874                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            5                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603365                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603370                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          973                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1049                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6903500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     90025000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     96928500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           81                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604338                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604419                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.938272                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001610                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001736                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90835.526316                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92523.124358                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92400.857960                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          973                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1049                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5991500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     78349000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     84340500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.938272                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001610                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001736                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78835.526316                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 80523.124358                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 80400.857960                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8572252                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    148365                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     57.778128                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1769.262567                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     11395.686188                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  3717.514679                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    11.171225                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15874.365341                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.053994                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.347769                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.113450                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000341                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.484447                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          641                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6069                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4936                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        21049                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  21330197                       # Number of tag accesses
system.l3.tags.data_accesses                 21330197                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604419                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       821469                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          619411                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1251                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1251                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720872                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720872                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604419                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978367                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          115597                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6356672                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1442139                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.010704                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.102906                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1426702     98.93%     98.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  15437      1.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1442139                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048058500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988562000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6423680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6356672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6356672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       100294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        99323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        56571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     74653847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74710417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        56571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            56571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73931083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73931083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73931083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        56571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     74653847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148641500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    100253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019836566750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              318890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99323                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6281                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1647393000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  501645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3528561750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16419.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35169.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    57244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.472568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.638931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.523113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35880     61.36%     61.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5854     10.01%     71.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4411      7.54%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3553      6.08%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2085      3.57%     88.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1681      2.87%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1661      2.84%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1426      2.44%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1921      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.428249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.399546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             144      2.50%      2.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1030     17.89%     20.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4133     71.80%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           330      5.73%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            67      1.16%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            28      0.49%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.217954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2298     39.92%     39.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.43%     40.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3175     55.16%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      3.91%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5756                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6421056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6354816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6423680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6356672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85997369000                       # Total gap between requests
system.mem_ctrls.avgGap                     430647.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6416192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6354816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 56570.605953271806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 74623328.403070494533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73909496.677949607372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       100294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2858750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3525703000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2061641652250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37615.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35153.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20756941.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            204782340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            108836805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           326083800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          235129680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6786854880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9416331030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25087180320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42165198855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.401079                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64988042250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2870920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18122086000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            212743440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            113064435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           390265260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          283185000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6786854880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9855188280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24717616320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42358917615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.654119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  64009792500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2870920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19100335750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544099                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2061                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total          2061                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11011000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11011000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11011000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11011000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 94111.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5342.552159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 94111.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5342.552159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1521                       # number of writebacks
system.cpu.icache.writebacks::total              1521                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           89                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           89                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8502000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8502000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95528.089888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95528.089888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95528.089888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95528.089888                       # average overall mshr miss latency
system.cpu.icache.replacements                   1521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2061                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 94111.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5342.552159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           89                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95528.089888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95528.089888                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          723810.095425                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.549520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.431348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886025841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886025841                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136594877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738236241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136594877                       # number of overall hits
system.cpu.dcache.overall_hits::total       738236241                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435597                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435597                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11702838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  66126628897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77829466897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11702838000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  66126628897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77829466897                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139030474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747145335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139030474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747145335                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37207.619036                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 27150.069941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8735.957539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37207.619036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 27150.069941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8735.957539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       227573                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12922                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.611283                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765216                       # number of writebacks
system.cpu.dcache.writebacks::total           3765216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935980                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11388310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  49654256897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61042566897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11388310000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  49654256897                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61042566897                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36207.619036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33111.292348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33648.119030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36207.619036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33111.292348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33648.119030                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949706                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99067677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543524306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4460787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36022678500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40483465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100776916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548668013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26582.842194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21075.272972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7870.484361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4292980000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20276664500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24569644500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25582.842194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26194.601190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26085.609708                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7242051000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  30103950397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37346001397                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49359.335065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41445.059319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9918.237195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7095330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  29377592397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36472922397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48359.335065                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 40490.714348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41814.278308                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746210659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.421922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.277749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.293928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.094292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.074793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996531558                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996531558                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148489061000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 195674012000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
