

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 559 clock pin(s) of sequential element(s)
0 instances converted, 559 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLKA                port                   1          genblk1.clk_div_1M.clk_out
==================================================================================================
============================================================================ Gated/Generated Clocks ============================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance      Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       genblk1.clk_div_1M.clk_out     DFN1C0                 559        r_Master_CM_DV_0     No generated or derived clock directive on output of sequential instance
================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

