

================================================================
== Vivado HLS Report for 'fc_layer'
================================================================
* Date:           Sat Mar 13 01:17:01 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fc_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+------------+----------+
    |     Latency     |     Interval     | Pipeline |
    | min |    max    | min |     max    |   Type   |
    +-----+-----------+-----+------------+----------+
    |   49|  659857415|   47|  9249792005| dataflow |
    +-----+-----------+-----+------------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+------------+-----+------------+---------+
        |                         |                      |      Latency     |     Interval     | Pipeline|
        |         Instance        |        Module        | min |     max    | min |     max    |   Type  |
        +-------------------------+----------------------+-----+------------+-----+------------+---------+
        |Loop_batch_loop_proc_U0  |Loop_batch_loop_proc  |   46|  9249792004|   46|  9249792004|   none  |
        |Block_proc4_U0           |Block_proc4           |    2|           2|    2|           2|   none  |
        +-------------------------+----------------------+-----+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|       44|      66|
|FIFO             |        0|      -|        0|       8|
|Instance         |        2|     25|     5210|    3230|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|      81|
|Register         |        -|      -|       11|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        2|     25|     5265|    3385|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      3|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-------------------------+---------+-------+------+------+
    |Block_proc4_U0             |Block_proc4              |        0|      4|   423|   165|
    |Loop_batch_loop_proc_U0    |Loop_batch_loop_proc     |        0|     21|  4011|  2061|
    |fc_layer_CTRL_BUS_s_axi_U  |fc_layer_CTRL_BUS_s_axi  |        0|      0|   264|   424|
    |fc_layer_mem_m_axi_U       |fc_layer_mem_m_axi       |        2|      0|   512|   580|
    +---------------------------+-------------------------+---------+-------+------+------+
    |Total                      |                         |        2|     25|  5210|  3230|
    +---------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |batch_size_channel_U   |        0|  0|   1|     1|   32|       32|
    |num_inputs_channel_U   |        0|  0|   1|     1|   32|       32|
    |num_outputs_channel_U  |        0|  0|   1|     1|   32|       32|
    |tmp_1_loc_channel_U    |        0|  0|   1|     2|   64|      128|
    |tmp_2_loc_channel_U    |        0|  0|   1|     2|   64|      128|
    |tmp_3_loc_channel_U    |        0|  0|   1|     2|   64|      128|
    |tmp_4_loc_channel_U    |        0|  0|   1|     2|    1|        2|
    |tmp_6_loc_channel_U    |        0|  0|   1|     2|   64|      128|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0|  0|   8|    13|  353|      610|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |Block_proc4_U0_ap_ready_count             |     +    |      0|  11|   8|           2|           1|
    |Loop_batch_loop_proc_U0_ap_ready_count    |     +    |      0|  11|   8|           2|           1|
    |Block_proc4_U0_ap_ready_count             |     -    |      0|  11|   8|           2|           1|
    |Loop_batch_loop_proc_U0_ap_ready_count    |     -    |      0|  11|   8|           2|           1|
    |Block_proc4_U0_ap_continue                |    and   |      0|   0|   2|           1|           1|
    |Block_proc4_U0_ap_start                   |    and   |      0|   0|   2|           1|           1|
    |Loop_batch_loop_proc_U0_ap_start          |    and   |      0|   0|   2|           1|           1|
    |ap_channel_done_tmp_1_loc_channel         |    and   |      0|   0|   2|           1|           1|
    |ap_channel_done_tmp_2_loc_channel         |    and   |      0|   0|   2|           1|           1|
    |ap_channel_done_tmp_3_loc_channel         |    and   |      0|   0|   2|           1|           1|
    |ap_channel_done_tmp_4_loc_channel         |    and   |      0|   0|   2|           1|           1|
    |ap_channel_done_tmp_6_loc_channel         |    and   |      0|   0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|   0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|   0|   2|           1|           1|
    |ap_sync_Block_proc4_U0_ap_ready           |    or    |      0|   0|   2|           1|           1|
    |ap_sync_Loop_batch_loop_proc_U0_ap_ready  |    or    |      0|   0|   2|           1|           1|
    |ap_sync_channel_write_tmp_1_loc_channel   |    or    |      0|   0|   2|           1|           1|
    |ap_sync_channel_write_tmp_2_loc_channel   |    or    |      0|   0|   2|           1|           1|
    |ap_sync_channel_write_tmp_3_loc_channel   |    or    |      0|   0|   2|           1|           1|
    |ap_sync_channel_write_tmp_4_loc_channel   |    or    |      0|   0|   2|           1|           1|
    |ap_sync_channel_write_tmp_6_loc_channel   |    or    |      0|   0|   2|           1|           1|
    +------------------------------------------+----------+-------+----+----+------------+------------+
    |Total                                     |          |      0|  44|  66|          25|          21|
    +------------------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Block_proc4_U0_ap_ready_count                 |   9|          2|    2|          4|
    |Loop_batch_loop_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc4_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_Loop_batch_loop_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_1_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_2_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_3_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_4_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_6_loc_channel   |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  81|         18|   11|         22|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Block_proc4_U0_ap_ready_count                 |  2|   0|    2|          0|
    |Loop_batch_loop_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc4_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_Loop_batch_loop_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_1_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_2_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_3_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_4_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_6_loc_channel   |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 11|   0|   11|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   fc_layer   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   fc_layer   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   fc_layer   | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.90ns
ST_1: enable_relu_read (8)  [1/1] 1.00ns
codeRepl:0  %enable_relu_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %enable_relu) nounwind

ST_1: num_outputs_read (9)  [1/1] 1.00ns
codeRepl:1  %num_outputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num_outputs) nounwind

ST_1: num_inputs_read (10)  [1/1] 1.00ns
codeRepl:2  %num_inputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num_inputs) nounwind

ST_1: batch_size_read (11)  [1/1] 1.00ns
codeRepl:3  %batch_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %batch_size) nounwind

ST_1: output_offset_read (12)  [1/1] 1.00ns
codeRepl:4  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

ST_1: input_offset_read (13)  [1/1] 1.00ns
codeRepl:5  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

ST_1: batch_size_channel (14)  [1/1] 0.00ns
codeRepl:6  %batch_size_channel = alloca i32, align 4

ST_1: num_inputs_channel (15)  [1/1] 0.00ns
codeRepl:7  %num_inputs_channel = alloca i32, align 4

ST_1: num_outputs_channel (16)  [1/1] 0.00ns
codeRepl:8  %num_outputs_channel = alloca i32, align 4

ST_1: call_ret (40)  [2/2] 0.90ns
codeRepl:32  %call_ret = call fastcc { i64, i64, i64, i1, i64 } @Block__proc4(i32 %num_outputs_read, i32 %num_inputs_read, i32 %input_offset_read, i32 %enable_relu_read, i32 %output_offset_read, i32 %batch_size_read, i32* %num_outputs_channel, i32* %num_inputs_channel, i32* %batch_size_channel) nounwind


 <State 2>: 3.33ns
ST_2: call_ret (40)  [1/2] 3.33ns
codeRepl:32  %call_ret = call fastcc { i64, i64, i64, i1, i64 } @Block__proc4(i32 %num_outputs_read, i32 %num_inputs_read, i32 %input_offset_read, i32 %enable_relu_read, i32 %output_offset_read, i32 %batch_size_read, i32* %num_outputs_channel, i32* %num_inputs_channel, i32* %batch_size_channel) nounwind

ST_2: tmp_2_loc_channel (41)  [1/1] 0.00ns
codeRepl:33  %tmp_2_loc_channel = extractvalue { i64, i64, i64, i1, i64 } %call_ret, 0

ST_2: tmp_1_loc_channel (42)  [1/1] 0.00ns
codeRepl:34  %tmp_1_loc_channel = extractvalue { i64, i64, i64, i1, i64 } %call_ret, 1

ST_2: tmp_3_loc_channel (43)  [1/1] 0.00ns
codeRepl:35  %tmp_3_loc_channel = extractvalue { i64, i64, i64, i1, i64 } %call_ret, 2

ST_2: tmp_4_loc_channel (44)  [1/1] 0.00ns
codeRepl:36  %tmp_4_loc_channel = extractvalue { i64, i64, i64, i1, i64 } %call_ret, 3

ST_2: tmp_6_loc_channel (45)  [1/1] 0.00ns
codeRepl:37  %tmp_6_loc_channel = extractvalue { i64, i64, i64, i1, i64 } %call_ret, 4


 <State 3>: 1.14ns
ST_3: StgValue_21 (46)  [2/2] 1.14ns
codeRepl:38  call fastcc void @Loop_batch_loop_proc(i32* %batch_size_channel, i32* %num_outputs_channel, i32* %num_inputs_channel, i64 %tmp_6_loc_channel, float* %mem, i1 %tmp_4_loc_channel, i64 %tmp_2_loc_channel, i64 %tmp_1_loc_channel, i64 %tmp_3_loc_channel) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_22 (17)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:12
codeRepl:9  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_4: StgValue_23 (18)  [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !13

ST_4: StgValue_24 (19)  [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !19

ST_4: StgValue_25 (20)  [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !25

ST_4: StgValue_26 (21)  [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i32 %batch_size) nounwind, !map !29

ST_4: StgValue_27 (22)  [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_inputs) nounwind, !map !33

ST_4: StgValue_28 (23)  [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_outputs) nounwind, !map !37

ST_4: StgValue_29 (24)  [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %enable_relu) nounwind, !map !41

ST_4: StgValue_30 (25)  [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @fc_layer_str) nounwind

ST_4: StgValue_31 (26)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:14
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i64 2147483648, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_32 (27)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:15
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_33 (28)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:16
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_34 (29)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:17
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i32 %batch_size, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_35 (30)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:18
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i32 %num_inputs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_36 (31)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:19
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i32 %num_outputs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_37 (32)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:20
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32 %enable_relu, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: StgValue_38 (33)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:21
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_4: empty (34)  [1/1] 0.00ns
codeRepl:26  %empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @num_outputs_channel_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %num_outputs_channel, i32* %num_outputs_channel) nounwind

ST_4: StgValue_40 (35)  [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32* %num_outputs_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_5 (36)  [1/1] 0.00ns
codeRepl:28  %empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @num_inputs_channel_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %num_inputs_channel, i32* %num_inputs_channel) nounwind

ST_4: StgValue_42 (37)  [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32* %num_inputs_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_6 (38)  [1/1] 0.00ns
codeRepl:30  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @batch_size_channel_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %batch_size_channel, i32* %batch_size_channel) nounwind

ST_4: StgValue_44 (39)  [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i32* %batch_size_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_45 (46)  [1/2] 0.00ns
codeRepl:38  call fastcc void @Loop_batch_loop_proc(i32* %batch_size_channel, i32* %num_outputs_channel, i32* %num_inputs_channel, i64 %tmp_6_loc_channel, float* %mem, i1 %tmp_4_loc_channel, i64 %tmp_2_loc_channel, i64 %tmp_1_loc_channel, i64 %tmp_3_loc_channel) nounwind

ST_4: StgValue_46 (47)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:54
codeRepl:39  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ batch_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_relu_read    (read                ) [ 00100]
num_outputs_read    (read                ) [ 00100]
num_inputs_read     (read                ) [ 00100]
batch_size_read     (read                ) [ 00100]
output_offset_read  (read                ) [ 00100]
input_offset_read   (read                ) [ 00100]
batch_size_channel  (alloca              ) [ 01111]
num_inputs_channel  (alloca              ) [ 01111]
num_outputs_channel (alloca              ) [ 01111]
call_ret            (call                ) [ 00000]
tmp_2_loc_channel   (extractvalue        ) [ 00011]
tmp_1_loc_channel   (extractvalue        ) [ 00011]
tmp_3_loc_channel   (extractvalue        ) [ 00011]
tmp_4_loc_channel   (extractvalue        ) [ 00011]
tmp_6_loc_channel   (extractvalue        ) [ 00011]
StgValue_22         (specdataflowpipeline) [ 00000]
StgValue_23         (specbitsmap         ) [ 00000]
StgValue_24         (specbitsmap         ) [ 00000]
StgValue_25         (specbitsmap         ) [ 00000]
StgValue_26         (specbitsmap         ) [ 00000]
StgValue_27         (specbitsmap         ) [ 00000]
StgValue_28         (specbitsmap         ) [ 00000]
StgValue_29         (specbitsmap         ) [ 00000]
StgValue_30         (spectopmodule       ) [ 00000]
StgValue_31         (specinterface       ) [ 00000]
StgValue_32         (specinterface       ) [ 00000]
StgValue_33         (specinterface       ) [ 00000]
StgValue_34         (specinterface       ) [ 00000]
StgValue_35         (specinterface       ) [ 00000]
StgValue_36         (specinterface       ) [ 00000]
StgValue_37         (specinterface       ) [ 00000]
StgValue_38         (specinterface       ) [ 00000]
empty               (specchannel         ) [ 00000]
StgValue_40         (specinterface       ) [ 00000]
empty_5             (specchannel         ) [ 00000]
StgValue_42         (specinterface       ) [ 00000]
empty_6             (specchannel         ) [ 00000]
StgValue_44         (specinterface       ) [ 00000]
StgValue_45         (call                ) [ 00000]
StgValue_46         (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="batch_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_outputs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_outputs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="enable_relu">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_relu"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_batch_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_outputs_channel_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_inputs_channel_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_size_channel_s"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="batch_size_channel_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_size_channel/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="num_inputs_channel_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_inputs_channel/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="num_outputs_channel_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_outputs_channel/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="enable_relu_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_relu_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="num_outputs_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_outputs_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="num_inputs_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_inputs_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="batch_size_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_size_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Loop_batch_loop_proc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2"/>
<pin id="113" dir="0" index="2" bw="32" slack="2"/>
<pin id="114" dir="0" index="3" bw="32" slack="2"/>
<pin id="115" dir="0" index="4" bw="64" slack="1"/>
<pin id="116" dir="0" index="5" bw="32" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="1"/>
<pin id="118" dir="0" index="7" bw="64" slack="1"/>
<pin id="119" dir="0" index="8" bw="64" slack="1"/>
<pin id="120" dir="0" index="9" bw="64" slack="1"/>
<pin id="121" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_Block_proc4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="257" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="32" slack="0"/>
<pin id="135" dir="1" index="10" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_loc_channel_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="257" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2_loc_channel/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_1_loc_channel_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="257" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1_loc_channel/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_loc_channel_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="257" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3_loc_channel/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_4_loc_channel_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="257" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4_loc_channel/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_6_loc_channel_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="257" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_6_loc_channel/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="enable_relu_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="enable_relu_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="num_outputs_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_outputs_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="num_inputs_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_inputs_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="batch_size_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_size_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="output_offset_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_offset_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="input_offset_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_offset_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="batch_size_channel_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="batch_size_channel "/>
</bind>
</comp>

<comp id="199" class="1005" name="num_inputs_channel_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_inputs_channel "/>
</bind>
</comp>

<comp id="205" class="1005" name="num_outputs_channel_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_outputs_channel "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_2_loc_channel_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_loc_channel "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_1_loc_channel_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_loc_channel "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_3_loc_channel_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_loc_channel "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_4_loc_channel_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_loc_channel "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_6_loc_channel_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="80" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="104" pin="2"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="141"><net_src comp="98" pin="2"/><net_sink comp="124" pin=5"/></net>

<net id="142"><net_src comp="92" pin="2"/><net_sink comp="124" pin=6"/></net>

<net id="146"><net_src comp="124" pin="10"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="124" pin="10"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="124" pin="10"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="124" pin="10"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="124" pin="10"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="74" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="171"><net_src comp="80" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="176"><net_src comp="86" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="181"><net_src comp="92" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="186"><net_src comp="98" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="191"><net_src comp="104" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="196"><net_src comp="62" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="124" pin=9"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="202"><net_src comp="66" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="208"><net_src comp="70" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="214"><net_src comp="143" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="110" pin=7"/></net>

<net id="219"><net_src comp="147" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="224"><net_src comp="151" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="110" pin=9"/></net>

<net id="229"><net_src comp="155" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="234"><net_src comp="159" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="110" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {3 4 }
 - Input state : 
	Port: fc_layer : mem | {3 4 }
	Port: fc_layer : input_offset | {1 }
	Port: fc_layer : output_offset | {1 }
	Port: fc_layer : batch_size | {1 }
	Port: fc_layer : num_inputs | {1 }
	Port: fc_layer : num_outputs | {1 }
	Port: fc_layer : enable_relu | {1 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		tmp_2_loc_channel : 1
		tmp_1_loc_channel : 1
		tmp_3_loc_channel : 1
		tmp_4_loc_channel : 1
		tmp_6_loc_channel : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_batch_loop_proc_fu_110 |    21   |   4.51  |   4219  |   1712  |
|          |      grp_Block_proc4_fu_124     |    4    |   1.09  |   230   |    83   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |   enable_relu_read_read_fu_74   |    0    |    0    |    0    |    0    |
|          |   num_outputs_read_read_fu_80   |    0    |    0    |    0    |    0    |
|   read   |    num_inputs_read_read_fu_86   |    0    |    0    |    0    |    0    |
|          |    batch_size_read_read_fu_92   |    0    |    0    |    0    |    0    |
|          |  output_offset_read_read_fu_98  |    0    |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_104  |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |     tmp_2_loc_channel_fu_143    |    0    |    0    |    0    |    0    |
|          |     tmp_1_loc_channel_fu_147    |    0    |    0    |    0    |    0    |
|extractvalue|     tmp_3_loc_channel_fu_151    |    0    |    0    |    0    |    0    |
|          |     tmp_4_loc_channel_fu_155    |    0    |    0    |    0    |    0    |
|          |     tmp_6_loc_channel_fu_159    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    25   |   5.6   |   4449  |   1795  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| batch_size_channel_reg_193|   32   |
|  batch_size_read_reg_178  |   32   |
|  enable_relu_read_reg_163 |   32   |
| input_offset_read_reg_188 |   32   |
| num_inputs_channel_reg_199|   32   |
|  num_inputs_read_reg_173  |   32   |
|num_outputs_channel_reg_205|   32   |
|  num_outputs_read_reg_168 |   32   |
| output_offset_read_reg_183|   32   |
| tmp_1_loc_channel_reg_216 |   64   |
| tmp_2_loc_channel_reg_211 |   64   |
| tmp_3_loc_channel_reg_221 |   64   |
| tmp_4_loc_channel_reg_226 |    1   |
| tmp_6_loc_channel_reg_231 |   64   |
+---------------------------+--------+
|           Total           |   545  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_Block_proc4_fu_124 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Block_proc4_fu_124 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Block_proc4_fu_124 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Block_proc4_fu_124 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Block_proc4_fu_124 |  p5  |   2  |  32  |   64   ||    9    |
| grp_Block_proc4_fu_124 |  p6  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   384  ||   3.27  ||    54   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    5   |  4449  |  1795  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   545  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |    8   |  4994  |  1849  |
+-----------+--------+--------+--------+--------+
