\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aaff305f50a7117272e5523ec17cff9ec}{I\+S\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\mbox{]}\hypertarget{struct_n_v_i_c___type_adbb4fba725419a6bb67635b05d6f1131}{}\label{struct_n_v_i_c___type_adbb4fba725419a6bb67635b05d6f1131}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a856fba9cb1acc608fc03d8f2451bb16a}{I\+C\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\mbox{]}\hypertarget{struct_n_v_i_c___type_af524cfb2fdc825d4812449d2e4544a33}{}\label{struct_n_v_i_c___type_af524cfb2fdc825d4812449d2e4544a33}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aa98673f8401e00b2dc73003a4d747e0b}{I\+S\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\mbox{]}\hypertarget{struct_n_v_i_c___type_ac347bab19adf93f1ed4aa2e719f20c66}{}\label{struct_n_v_i_c___type_ac347bab19adf93f1ed4aa2e719f20c66}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a7483899bfdf859f059384dd9aacd0072}{I\+C\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\mbox{]}\hypertarget{struct_n_v_i_c___type_a0f3f8095a2d0128337d7c3762a6fbd33}{}\label{struct_n_v_i_c___type_a0f3f8095a2d0128337d7c3762a6fbd33}

\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\mbox{]}\hypertarget{struct_n_v_i_c___type_a712f552dc4649746daadfe9b86d88665}{}\label{struct_n_v_i_c___type_a712f552dc4649746daadfe9b86d88665}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9}{IP} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{I\+A\+BR} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}{IP} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}\hypertarget{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}{}\label{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Member Data Documentation}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+A\+BR}{IABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR}\hypertarget{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{}\label{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}
Offset\+: 0x200 (R/W) Interrupt Active bit Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER}\hypertarget{struct_n_v_i_c___type_a856fba9cb1acc608fc03d8f2451bb16a}{}\label{struct_n_v_i_c___type_a856fba9cb1acc608fc03d8f2451bb16a}
Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR}\hypertarget{struct_n_v_i_c___type_a7483899bfdf859f059384dd9aacd0072}{}\label{struct_n_v_i_c___type_a7483899bfdf859f059384dd9aacd0072}
Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP}\hypertarget{struct_n_v_i_c___type_aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9}{}\label{struct_n_v_i_c___type_aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9}
Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\mbox{]}}\hypertarget{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}{}\label{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}
Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER}\hypertarget{struct_n_v_i_c___type_aaff305f50a7117272e5523ec17cff9ec}{}\label{struct_n_v_i_c___type_aaff305f50a7117272e5523ec17cff9ec}
Offset\+: 0x000 (R/W) Interrupt Set Enable Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR}\hypertarget{struct_n_v_i_c___type_aa98673f8401e00b2dc73003a4d747e0b}{}\label{struct_n_v_i_c___type_aa98673f8401e00b2dc73003a4d747e0b}
Offset\+: 0x100 (R/W) Interrupt Set Pending Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}\hypertarget{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{}\label{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}
Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
