

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_192u_24u_128u_s'
================================================================
* Date:           Thu May 29 09:36:28 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                     |                                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                      |                                   Module                                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52  |StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     818|    325|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      60|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     878|    401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                       Instance                                      |                                   Module                                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52  |StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1  |        0|   0|  818|  325|    0|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                |                                                                           |        0|   0|  818|  325|    0|
    +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  20|          4|    1|          4|
    |ap_done             |   9|          2|    1|          2|
    |inter0_1_read       |   9|          2|    1|          2|
    |inter0_2_write      |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c158_blk_n  |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  74|         16|    7|         16|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                         |   3|   0|    3|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |numReps_read_reg_67                                                                               |  32|   0|   32|          0|
    |start_once_reg                                                                                    |   1|   0|    1|          0|
    |totalIters_reg_72                                                                                 |  22|   0|   32|         10|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             |  60|   0|   70|         10|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<192u, 24u, 128u>|  return value|
|inter0_1_dout                |   in|  192|     ap_fifo|                                            inter0_1|       pointer|
|inter0_1_num_data_valid      |   in|    3|     ap_fifo|                                            inter0_1|       pointer|
|inter0_1_fifo_cap            |   in|    3|     ap_fifo|                                            inter0_1|       pointer|
|inter0_1_empty_n             |   in|    1|     ap_fifo|                                            inter0_1|       pointer|
|inter0_1_read                |  out|    1|     ap_fifo|                                            inter0_1|       pointer|
|inter0_2_din                 |  out|   24|     ap_fifo|                                            inter0_2|       pointer|
|inter0_2_num_data_valid      |   in|    8|     ap_fifo|                                            inter0_2|       pointer|
|inter0_2_fifo_cap            |   in|    8|     ap_fifo|                                            inter0_2|       pointer|
|inter0_2_full_n              |   in|    1|     ap_fifo|                                            inter0_2|       pointer|
|inter0_2_write               |  out|    1|     ap_fifo|                                            inter0_2|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                                             numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                                             numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                                             numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                                             numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                                             numReps|       pointer|
|numReps_c158_din             |  out|   32|     ap_fifo|                                        numReps_c158|       pointer|
|numReps_c158_num_data_valid  |   in|    3|     ap_fifo|                                        numReps_c158|       pointer|
|numReps_c158_fifo_cap        |   in|    3|     ap_fifo|                                        numReps_c158|       pointer|
|numReps_c158_full_n          |   in|    1|     ap_fifo|                                        numReps_c158|       pointer|
|numReps_c158_write           |  out|    1|     ap_fifo|                                        numReps_c158|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 4 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%write_ln259 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c158, i32 %numReps_read" [../streamtools.h:259->../top.cpp:127]   --->   Operation 5 'write' 'write_ln259' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%totalIters = shl i32 %numReps_read, i32 10" [../streamtools.h:265->../top.cpp:127]   --->   Operation 6 'shl' 'totalIters' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 7 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln265 = call void @StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1, i32 %totalIters, i24 %inter0_2, i192 %inter0_1" [../streamtools.h:265->../top.cpp:127]   --->   Operation 8 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c158, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter0_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %inter0_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln265 = call void @StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1, i32 %totalIters, i24 %inter0_2, i192 %inter0_1" [../streamtools.h:265->../top.cpp:127]   --->   Operation 13 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [../top.cpp:127]   --->   Operation 14 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_c158]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read      (read         ) [ 0010]
write_ln259       (write        ) [ 0000]
totalIters        (shl          ) [ 0001]
empty             (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln265        (call         ) [ 0000]
ret_ln127         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter0_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter0_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_c158">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c158"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="numReps_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln259_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln259/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="24" slack="0"/>
<pin id="56" dir="0" index="3" bw="192" slack="0"/>
<pin id="57" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln265/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="totalIters_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="0" index="1" bw="5" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="numReps_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="72" class="1005" name="totalIters_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="38" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="66"><net_src comp="61" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="70"><net_src comp="38" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="75"><net_src comp="61" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter0_2 | {2 3 }
	Port: numReps_c158 | {1 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<192u, 24u, 128u> : inter0_1 | {2 3 }
	Port: StreamingDataWidthConverter_Batch<192u, 24u, 128u> : numReps | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|
| Operation|                                   Functional Unit                                   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52 |   650   |   227   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   read   |                               numReps_read_read_fu_38                               |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   write  |                               write_ln259_write_fu_44                               |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|    shl   |                                   totalIters_fu_61                                  |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                     |   650   |   227   |
|----------|-------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|numReps_read_reg_67|   32   |
| totalIters_reg_72 |   32   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Comp                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Total                                        |      |      |      |   64   ||  1.588  ||    9    |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   650  |   227  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   714  |   236  |
+-----------+--------+--------+--------+
