Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F1477B1CB40
	for <lists+qemu-devel@lfdr.de>; Wed,  6 Aug 2025 19:45:36 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ujiBj-0007mp-Qw; Wed, 06 Aug 2025 13:44:31 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <odaki@rsg.ci.i.u-tokyo.ac.jp>)
 id 1ujiBY-0007lg-RZ
 for qemu-devel@nongnu.org; Wed, 06 Aug 2025 13:44:21 -0400
Received: from www3579.sakura.ne.jp ([49.212.243.89])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <odaki@rsg.ci.i.u-tokyo.ac.jp>)
 id 1ujiBV-0001Ue-UB
 for qemu-devel@nongnu.org; Wed, 06 Aug 2025 13:44:20 -0400
Received: from [192.168.10.111] (p865013-ipoe.ipoe.ocn.ne.jp [153.242.222.12])
 (authenticated bits=0)
 by www3579.sakura.ne.jp (8.16.1/8.16.1) with ESMTPSA id 576Hi7gu024602
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO);
 Thu, 7 Aug 2025 02:44:07 +0900 (JST)
 (envelope-from odaki@rsg.ci.i.u-tokyo.ac.jp)
DKIM-Signature: a=rsa-sha256; bh=VfHFBLeOSkEh03T+9hWPZ28tU9c0yPi1BieynBojUD8=; 
 c=relaxed/relaxed; d=rsg.ci.i.u-tokyo.ac.jp;
 h=Message-ID:Date:Subject:To:From;
 s=rs20250326; t=1754502247; v=1;
 b=oK8230A3PV1A/QovsD/n2RNOP0xz/peGHV8sy5L4GxIfd8DIOVG1/CYEYra6hTCY
 ymqBkz+cEOGGw6KkF7H3mj2g6BmOLkmxpwxvrPlWSmygVKzbzttpL2zL6rrkRl9N
 m4P/MRIWQPsh5SzLkCvvhOntcT0avotWCralW1rxmyYxKFrlAiEuovWMDtirHLY1
 8i3dJF2yNWBl+igp/3+6dzrXlM1cIt71pW2eNTGVqYzM0JsXvunIrR+bwVe/jLg7
 MY4rUEU7/kxjjqPkbxSj67inrs6nTCAYHk94MJNPcUAHkCSb/rwRsN86KquGxonw
 +mQ/ojQqDO5CctBxytUOjA==
Message-ID: <cd941b5f-c969-4d31-8153-1237fa0d0538@rsg.ci.i.u-tokyo.ac.jp>
Date: Thu, 7 Aug 2025 02:44:07 +0900
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] e1000e: Prevent crash from legacy interrupt firing after
 MSI-X enable
Content-Language: en-US
To: Laurent Vivier <lvivier@redhat.com>, qemu-devel@nongnu.org
Cc: Dmitry Fleytman <dmitry.fleytman@gmail.com>,
 Jason Wang <jasowang@redhat.com>, Thomas Huth <thuth@redhat.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
References: <20250806152940.362418-1-lvivier@redhat.com>
From: Akihiko Odaki <odaki@rsg.ci.i.u-tokyo.ac.jp>
In-Reply-To: <20250806152940.362418-1-lvivier@redhat.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=49.212.243.89;
 envelope-from=odaki@rsg.ci.i.u-tokyo.ac.jp; helo=www3579.sakura.ne.jp
X-Spam_score_int: -16
X-Spam_score: -1.7
X-Spam_bar: -
X-Spam_report: (-1.7 / 5.0 requ) BAYES_00=-1.9, DKIM_INVALID=0.1,
 DKIM_SIGNED=0.1, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 2025/08/07 0:29, Laurent Vivier wrote:
> A race condition between guest driver actions and QEMU timers can lead
> to an assertion failure when the guest switches the e1000e from legacy
> interrupt mode to MSI-X. If a legacy interrupt delay timer (TIDV or
> RDTR) is active, but the guest enables MSI-X before the timer fires,
> the pending interrupt cause can trigger an assert in
> `e1000e_intmgr_collect_delayed_causes()`.
> 
> The function's assertion (`assert(core->delayed_causes == 0)`)
> incorrectly assumes that it's impossible for a legacy delayed interrupt
> to be pending once the device is in MSI-X mode.
> 
> This behavior is incorrect. On a physical device, a driver-initiated
> mode switch would mask interrupts, reconfigure the hardware, and clear
> any stale interrupt states. The legacy delay timers (TIDV/RDTR) are not
> used for moderation in MSI-X mode; the Interrupt Throttle Rate (ITR)
> mechanism is used instead. Therefore, any pending interrupt from the
> old mode should be ignored.

It is true that triggering assertion is incorrect as per: 
docs/devel/secure-coding-practices.rst

However, I don't see statements in the datasheet that says mode switch 
will clear stale interrupts.

The expression "TIDV/RDTR are not used for moderation in MSI-X mode" is 
also unclear. Behaving drivers may indeed use ITR for that purpose, but 
the question for us is: what will e1000e do when the guest tries to use 
TIDV/RDTR in MSI-X mode anyway? That defines the behavior we need to 
implement.

If the datasheet describes the expected behavior with delayed interrupts 
in MSI-X, a reference to the datasheet should be made at least in the 
patch message. Otherwise, perhaps this "if (msix_enabled(core->owner))" 
is just extraneous and should be removed.

Regards,
Akihiko Odaki

> 
> Replace the overly strict assertion with a statement that clears any
> stale `delayed_causes`. This correctly models the hardware's behavior
> of discarding obsolete interrupt events during a mode change and
> prevents the QEMU process from terminating.
> 
> Fixes: https://gitlab.com/qemu-project/qemu/-/issues/1863
> Signed-off-by: Laurent Vivier <lvivier@redhat.com>
> ---
>   hw/net/e1000e_core.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/hw/net/e1000e_core.c b/hw/net/e1000e_core.c
> index 24138587905b..d0ec892488d4 100644
> --- a/hw/net/e1000e_core.c
> +++ b/hw/net/e1000e_core.c
> @@ -342,7 +342,7 @@ e1000e_intmgr_collect_delayed_causes(E1000ECore *core)
>       uint32_t res;
>   
>       if (msix_enabled(core->owner)) {
> -        assert(core->delayed_causes == 0);
> +        core->delayed_causes = 0;
>           return 0;
>       }
>   


