Date Wed Nov GMT Server Apache Content type text html Content length Last modified Thu Oct GMT IETF DTD HTML Avalanche Scalable Parallel Processor ProjectUniversity Utah Department Computer Science The goal the Avalanche project enable the construction usable and truly scalable parallel computing platforms that are not exorbitantly expensive yet are still capable achieving peta performance levels Low communication latency the key achieving performance scalability for both the common parallel computation models namely Message Passing and Distributed Shared Memory Toward this end are developing memory architecture that tightly integrates the processor the entire memory hierarchy and the interconnect fabric The core the effort the development new Cache and Communication Controller Unit CCCU for the Hewlett PackardPA CPU and the Myrinet network fabric from Myricom Inc The CCCU will inject incoming data traffic into the appropriate level the memory hierarchy minimize message latency and cache miss penalties Furthermore supports flexible suite cache coherence protocols for DSM applications order achieve reasonable cost necessary adopt approach that takes advantage the significant performance advantages and momentum already provided commercial microprocessor and interconnect fabric development efforts The target for the project processing element prototype which will constructed the final year the ARPA CSTO SPAWAR supported project duration Status Reports Publications Personnel Facilities Related Sites Feedback avalanche jensen utah edu Last modified around November This work was sponsored the Space and Naval Warfare Systems Command SPAWAR and Advanced Research Projects Agency ARPA Communication and Memory Architectures for Scalable Parallel Computing ARPA order under SPAWAR contract 