# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AD_DRIVER_rev2_SIM.srcs/sources_1/new/driver.vhd" \
"../../../../AD_DRIVER_rev2_SIM.srcs/sources_1/new/data_expander.vhd" \
"../../../../AD_DRIVER_rev2_SIM.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../../AD_DRIVER_rev2_SIM.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
