// Seed: 1722707906
module module_0 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input tri1 id_3
    , id_14,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    output uwire id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12
);
  `define pp_15 0
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1
    , id_25,
    inout wire id_2,
    output uwire id_3,
    input wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    output tri1 id_14,
    output wire id_15
    , id_26,
    output wire id_16,
    input tri id_17,
    input wor id_18,
    output tri1 id_19,
    input supply0 id_20,
    output tri1 id_21,
    output tri1 id_22,
    input wor id_23
);
  wire id_27, id_28;
  module_0(
      id_8, id_20, id_16, id_1, id_11, id_18, id_18, id_22, id_14, id_9, id_17, id_13, id_2
  );
  wire id_29;
endmodule
