#add_file options
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/reg_if.v"
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/tach_if.v"
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/timebase.v"
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/pwm_gen.v"
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/corepwm.v"
add_file -lib COREAPB3_LIB -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/CoreAPB3/3.0.103/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v"
add_file -lib COREAPB3_LIB -verilog "C:/Users/David/Desktop/final/component/Actel/DirectCore/CoreAPB3/3.0.103/rtl/vlog/core_obfuscated/coreapb3.v"
add_file -verilog "C:/Users/David/Desktop/final/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "C:/Users/David/Desktop/final/component/work/final_mss/MSS_CCC_0/final_mss_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "C:/Users/David/Desktop/final/component/work/final_mss/mss_tshell.v"
add_file -verilog "C:/Users/David/Desktop/final/component/work/final_mss/final_mss.v"
add_file -verilog "C:/Users/David/Desktop/final/component/work/final_top/final_top.v"
set_option -top_module final_top

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -vlog_std v2001

#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "C:/Users/David/Desktop/final/synthesis/final_top.edn"
