# Reading pref.tcl
# do SPI_slave_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alber/OneDrive\ -\ Estudiantes\ ITCR/UNIVERSIDAD\ SEMESTRE\ VII/Fundamentos\ de\ Arquitectura\ de\ Computadores/FPGA {C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:19 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA" C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv 
# -- Compiling module PWM
# 
# Top level modules:
# 	PWM
# End time: 22:17:20 on May 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alber/OneDrive\ -\ Estudiantes\ ITCR/UNIVERSIDAD\ SEMESTRE\ VII/Fundamentos\ de\ Arquitectura\ de\ Computadores/FPGA {C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:20 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA" C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 22:17:20 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alber/OneDrive\ -\ Estudiantes\ ITCR/UNIVERSIDAD\ SEMESTRE\ VII/Fundamentos\ de\ Arquitectura\ de\ Computadores/FPGA {C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:20 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA" C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM_tb.sv 
# -- Compiling module PWM_tb
# 
# Top level modules:
# 	PWM_tb
# End time: 22:17:21 on May 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  PWM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" PWM_tb 
# Start time: 22:17:21 on May 12,2024
# Loading sv_std.std
# Loading work.PWM_tb
# Loading work.PWM
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/comparator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /PWM_tb/pwm/comparador File: C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv Line: 13
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM_tb.sv(83)
#    Time: 3200 ps  Iteration: 0  Instance: /PWM_tb
# Break in Module PWM_tb at C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM_tb.sv line 83
# End time: 22:19:37 on May 12,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 1
