\hypertarget{vhdl__generation_8py}{}\section{code\+\_\+generation/vhdl\+\_\+generation.py File Reference}
\label{vhdl__generation_8py}\index{code\+\_\+generation/vhdl\+\_\+generation.\+py@{code\+\_\+generation/vhdl\+\_\+generation.\+py}}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a51a60df4116e05e838a7d6c61f434df5}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+port\+\_\+list\+\_\+to\+\_\+dict} (port\+\_\+list)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a8d3a2a6fdc4ce4af07672a2dd237a75d}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+signals} (signals=\mbox{[}$\,$\mbox{]})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a11710d670da0bd9d0787c3d56fd484c7}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+connections} (connections=\mbox{[}$\,$\mbox{]})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a94dd1f9bcf57913f20c5a8235e04c3c6}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+generics} (generics=vhdl\+\_\+constants.\+global\+\_\+generics)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_ac44fef3535243add66477e8198d8b0a5}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+ports} (input\+\_\+ports, output\+\_\+ports)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a5bec5fea3c520448fa87982cb6bfc87f}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+generic\+\_\+map} (generics, global\+\_\+generics=\{\}, local\+\_\+generics=\{\})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_ab342aa6669b41bf57abfaee8918f33e2}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+port\+\_\+map}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a220526068f8d3f59852470bc1879f019}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+design\+\_\+units} (components, fimp\+\_\+lib, global\+\_\+generics=\{\}, local\+\_\+generics=\{\})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a6f105e19192ce75934f22be90308ceff}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+merge\+\_\+dict} (dictA, dictB)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a82d14f967dd9f7e059172186c5b49411}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+format\+\_\+components}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a4807ba4c1479ad348e96412049260431}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+interface} (entity\+\_\+name=\textquotesingle{}no\+\_\+name\textquotesingle{}, input\+\_\+ports=\{\}, output\+\_\+ports=\{\}, libraries=\{\}, generics=\{\}, header=\textquotesingle{}\textquotesingle{}, license\+\_\+header=mit\+\_\+license.\+vhdl(), template\+\_\+string=vhdl\+\_\+templates.\+interface, default\+\_\+input\+\_\+ports=default\+\_\+input\+\_\+ports)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a94219128d04fd81a78200424dbf45356}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+architecture} (architecture\+\_\+name=\textquotesingle{}fimp\+\_\+0\textquotesingle{}, entity\+\_\+name=\textquotesingle{}no\+\_\+name\textquotesingle{}, signals=\{\}, components=\{\}, fimp\+\_\+lib=\{\}, connections=\mbox{[}$\,$\mbox{]}, template\+\_\+string=vhdl\+\_\+templates.\+architecture)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_ae2d3d4cc47d3292a63a983c9645c3010}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+vhdl\+\_\+file} (interface, architectures=\mbox{[}$\,$\mbox{]}, output\+\_\+file=\textquotesingle{}result.\+vhdl\textquotesingle{})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a10ea31d6ea98aa308e635b9403f5721f}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+pl2pd} = port\+\_\+list\+\_\+to\+\_\+dict
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a85e74939ca684a8a978805b5918467c8}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+std\+\_\+logic} = sdf.\+Data\+Token\+Type(name=\textquotesingle{}std\+\_\+logic\textquotesingle{}, size=1)
\item 
list \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a2373c5e8bd084e84746b1b6b947a2667}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+default\+\_\+input\+\_\+ports\+\_\+list}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__generation_a0cf71880063e2c29029ca74b630eec28}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+generation.\+default\+\_\+input\+\_\+ports} = pl2pd(default\+\_\+input\+\_\+ports\+\_\+list)
\end{DoxyCompactItemize}
