<stg><name>pe</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:65 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %K_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %lshr_ln110_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %K_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln110_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
entry:77 %trunc_ln118 = trunc i32 %K_read

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %mul_ln118 = mul i16 %trunc_ln118, i16 %p_read_17

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %mul_ln118 = mul i16 %trunc_ln118, i16 %p_read_17

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %mul_ln118 = mul i16 %trunc_ln118, i16 %p_read_17

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %sub_ln110 = sub i32 0, i32 %K_read

]]></Node>
<StgValue><ssdm name="sub_ln110"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %lshr_ln110_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln110, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln110_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="31">
<![CDATA[
entry:68 %zext_ln110 = zext i31 %lshr_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %sub_ln110_1 = sub i32 0, i32 %zext_ln110

]]></Node>
<StgValue><ssdm name="sub_ln110_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="31">
<![CDATA[
entry:71 %zext_ln110_1 = zext i31 %lshr_ln110_2

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:72 %half = select i1 %tmp, i32 %sub_ln110_1, i32 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="half"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
entry:73 %trunc_ln110 = trunc i32 %half

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %mul_ln118 = mul i16 %trunc_ln118, i16 %p_read_17

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %p_read32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read32"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="16">
<![CDATA[
entry:79 %zext_ln118 = zext i16 %mul_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64">
<![CDATA[
entry:80 %call_ln118 = call void @pe_kernel_0, i32 %p_read32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %sub = sub i32 %K_read, i32 %half

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64">
<![CDATA[
entry:80 %call_ln118 = call void @pe_kernel_0, i32 %p_read32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:81 %add_ln119 = add i16 %mul_ln118, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
entry:75 %idxprom8 = zext i32 %half

]]></Node>
<StgValue><ssdm name="idxprom8"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="16">
<![CDATA[
entry:82 %zext_ln119 = zext i16 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:83 %call_ln119 = call void @pe_kernel_0, i32 %p_read32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:15 %p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:83 %call_ln119 = call void @pe_kernel_0, i32 %p_read32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:84 %select_ln118 = select i1 %p_read_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %and_ln118 = and i32 %K_read, i32 %select_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32">
<![CDATA[
entry:86 %trunc_ln118_1 = trunc i32 %and_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31 %p_read_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
entry:87 %zext_ln118_1 = zext i32 %and_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:88 %call_ln118 = call void @pe_kernel_0, i32 %p_read_32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:88 %call_ln118 = call void @pe_kernel_0, i32 %p_read_32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:89 %add_ln119_1 = add i16 %trunc_ln118_1, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:14 %p_read_15 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="2">
<![CDATA[
entry:48 %p_read18_cast = zext i2 %p_read_15

]]></Node>
<StgValue><ssdm name="p_read18_cast"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="16">
<![CDATA[
entry:90 %zext_ln119_1 = zext i16 %add_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:91 %call_ln119 = call void @pe_kernel_0, i32 %p_read_32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %mul_ln118_1 = mul i32 %p_read18_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:91 %call_ln119 = call void @pe_kernel_0, i32 %p_read_32, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %mul_ln118_1 = mul i32 %p_read18_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_1"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
entry:93 %trunc_ln118_2 = trunc i32 %mul_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln118_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
entry:94 %zext_ln118_2 = zext i32 %mul_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:95 %call_ln118 = call void @pe_kernel_0, i32 %p_read_31, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:95 %call_ln118 = call void @pe_kernel_0, i32 %p_read_31, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %add_ln119_2 = add i16 %trunc_ln118_2, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="16">
<![CDATA[
entry:97 %zext_ln119_2 = zext i16 %add_ln119_2

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:98 %call_ln119 = call void @pe_kernel_0, i32 %p_read_31, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:98 %call_ln119 = call void @pe_kernel_0, i32 %p_read_31, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %shl_ln118 = shl i32 %K_read, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln118"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %sub_ln118 = sub i32 %shl_ln118, i32 %K_read

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:13 %p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:101 %select_ln118_1 = select i1 %p_read_14, i32 %sub_ln118, i32 0

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
entry:102 %trunc_ln118_3 = trunc i32 %select_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln118_3"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
entry:103 %zext_ln118_3 = zext i32 %select_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:104 %call_ln118 = call void @pe_kernel_0, i32 %p_read_30, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:104 %call_ln118 = call void @pe_kernel_0, i32 %p_read_30, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:105 %add_ln119_3 = add i16 %trunc_ln118_3, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:12 %p_read_13 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
entry:47 %p_read20_cast = zext i3 %p_read_13

]]></Node>
<StgValue><ssdm name="p_read20_cast"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="16">
<![CDATA[
entry:106 %zext_ln119_3 = zext i16 %add_ln119_3

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:107 %call_ln119 = call void @pe_kernel_0, i32 %p_read_30, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %mul_ln118_2 = mul i32 %p_read20_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:107 %call_ln119 = call void @pe_kernel_0, i32 %p_read_30, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %mul_ln118_2 = mul i32 %p_read20_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_2"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
entry:109 %trunc_ln118_4 = trunc i32 %mul_ln118_2

]]></Node>
<StgValue><ssdm name="trunc_ln118_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
entry:110 %zext_ln118_4 = zext i32 %mul_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:111 %call_ln118 = call void @pe_kernel_0, i32 %p_read_29, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:111 %call_ln118 = call void @pe_kernel_0, i32 %p_read_29, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:112 %add_ln119_4 = add i16 %trunc_ln118_4, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:11 %p_read_12 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
entry:46 %p_read21_cast = zext i3 %p_read_12

]]></Node>
<StgValue><ssdm name="p_read21_cast"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="16">
<![CDATA[
entry:113 %zext_ln119_4 = zext i16 %add_ln119_4

]]></Node>
<StgValue><ssdm name="zext_ln119_4"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:114 %call_ln119 = call void @pe_kernel_0, i32 %p_read_29, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_4

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %mul_ln118_3 = mul i32 %p_read21_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:114 %call_ln119 = call void @pe_kernel_0, i32 %p_read_29, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_4

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %mul_ln118_3 = mul i32 %p_read21_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_3"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32">
<![CDATA[
entry:116 %trunc_ln118_5 = trunc i32 %mul_ln118_3

]]></Node>
<StgValue><ssdm name="trunc_ln118_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="151" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
entry:117 %zext_ln118_5 = zext i32 %mul_ln118_3

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:118 %call_ln118 = call void @pe_kernel_0, i32 %p_read_28, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="154" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:118 %call_ln118 = call void @pe_kernel_0, i32 %p_read_28, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:119 %add_ln119_5 = add i16 %trunc_ln118_5, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %p_read_11 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="2">
<![CDATA[
entry:44 %p_read22_cast = sext i2 %p_read_11

]]></Node>
<StgValue><ssdm name="p_read22_cast"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
entry:45 %p_read22_cast_cast = zext i3 %p_read22_cast

]]></Node>
<StgValue><ssdm name="p_read22_cast_cast"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="16">
<![CDATA[
entry:120 %zext_ln119_5 = zext i16 %add_ln119_5

]]></Node>
<StgValue><ssdm name="zext_ln119_5"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:121 %call_ln119 = call void @pe_kernel_0, i32 %p_read_28, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_5

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul_ln118_4 = mul i32 %p_read22_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="162" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:121 %call_ln119 = call void @pe_kernel_0, i32 %p_read_28, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_5

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul_ln118_4 = mul i32 %p_read22_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_4"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32">
<![CDATA[
entry:123 %trunc_ln118_6 = trunc i32 %mul_ln118_4

]]></Node>
<StgValue><ssdm name="trunc_ln118_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
entry:124 %zext_ln118_6 = zext i32 %mul_ln118_4

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:125 %call_ln118 = call void @pe_kernel_0, i32 %p_read_27, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="168" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:125 %call_ln118 = call void @pe_kernel_0, i32 %p_read_27, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:126 %add_ln119_6 = add i16 %trunc_ln118_6, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="16">
<![CDATA[
entry:127 %zext_ln119_6 = zext i16 %add_ln119_6

]]></Node>
<StgValue><ssdm name="zext_ln119_6"/></StgValue>
</operation>

<operation id="171" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:128 %call_ln119 = call void @pe_kernel_0, i32 %p_read_27, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_6

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="172" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:128 %call_ln119 = call void @pe_kernel_0, i32 %p_read_27, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_6

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %shl_ln118_1 = shl i32 %K_read, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln118_1"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub_ln118_1 = sub i32 %shl_ln118_1, i32 %K_read

]]></Node>
<StgValue><ssdm name="sub_ln118_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="175" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:131 %select_ln118_2 = select i1 %p_read_10, i32 %sub_ln118_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
entry:132 %trunc_ln118_7 = trunc i32 %select_ln118_2

]]></Node>
<StgValue><ssdm name="trunc_ln118_7"/></StgValue>
</operation>

<operation id="179" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
entry:133 %zext_ln118_7 = zext i32 %select_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="180" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:134 %call_ln118 = call void @pe_kernel_0, i32 %p_read_26, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="181" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:134 %call_ln118 = call void @pe_kernel_0, i32 %p_read_26, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="182" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:135 %add_ln119_7 = add i16 %trunc_ln118_7, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %p_read_9 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
entry:43 %p_read24_cast = zext i4 %p_read_9

]]></Node>
<StgValue><ssdm name="p_read24_cast"/></StgValue>
</operation>

<operation id="185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="16">
<![CDATA[
entry:136 %zext_ln119_7 = zext i16 %add_ln119_7

]]></Node>
<StgValue><ssdm name="zext_ln119_7"/></StgValue>
</operation>

<operation id="186" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:137 %call_ln119 = call void @pe_kernel_0, i32 %p_read_26, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_7

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="187" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %mul_ln118_5 = mul i32 %p_read24_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="188" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:137 %call_ln119 = call void @pe_kernel_0, i32 %p_read_26, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_7

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="189" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %mul_ln118_5 = mul i32 %p_read24_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_5"/></StgValue>
</operation>

<operation id="190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
entry:139 %trunc_ln118_8 = trunc i32 %mul_ln118_5

]]></Node>
<StgValue><ssdm name="trunc_ln118_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
entry:140 %zext_ln118_8 = zext i32 %mul_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="193" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:141 %call_ln118 = call void @pe_kernel_0, i32 %p_read_25, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="194" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:141 %call_ln118 = call void @pe_kernel_0, i32 %p_read_25, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="195" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %add_ln119_8 = add i16 %trunc_ln118_8, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="196" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %p_read_8 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="197" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
entry:42 %p_read25_cast = zext i4 %p_read_8

]]></Node>
<StgValue><ssdm name="p_read25_cast"/></StgValue>
</operation>

<operation id="198" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="16">
<![CDATA[
entry:143 %zext_ln119_8 = zext i16 %add_ln119_8

]]></Node>
<StgValue><ssdm name="zext_ln119_8"/></StgValue>
</operation>

<operation id="199" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:144 %call_ln119 = call void @pe_kernel_0, i32 %p_read_25, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_8

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="200" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:145 %mul_ln118_6 = mul i32 %p_read25_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="201" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:144 %call_ln119 = call void @pe_kernel_0, i32 %p_read_25, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_8

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="202" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:145 %mul_ln118_6 = mul i32 %p_read25_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_6"/></StgValue>
</operation>

<operation id="203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="32">
<![CDATA[
entry:146 %trunc_ln118_9 = trunc i32 %mul_ln118_6

]]></Node>
<StgValue><ssdm name="trunc_ln118_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="204" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="205" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="32">
<![CDATA[
entry:147 %zext_ln118_9 = zext i32 %mul_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="206" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:148 %call_ln118 = call void @pe_kernel_0, i32 %p_read_24, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="207" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:148 %call_ln118 = call void @pe_kernel_0, i32 %p_read_24, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %add_ln119_9 = add i16 %trunc_ln118_9, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="209" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %p_read_7 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="210" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
entry:41 %p_read26_cast = zext i4 %p_read_7

]]></Node>
<StgValue><ssdm name="p_read26_cast"/></StgValue>
</operation>

<operation id="211" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="16">
<![CDATA[
entry:150 %zext_ln119_9 = zext i16 %add_ln119_9

]]></Node>
<StgValue><ssdm name="zext_ln119_9"/></StgValue>
</operation>

<operation id="212" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:151 %call_ln119 = call void @pe_kernel_0, i32 %p_read_24, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_9

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="213" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152 %mul_ln118_7 = mul i32 %p_read26_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="214" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:151 %call_ln119 = call void @pe_kernel_0, i32 %p_read_24, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_9

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="215" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152 %mul_ln118_7 = mul i32 %p_read26_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_7"/></StgValue>
</operation>

<operation id="216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="32">
<![CDATA[
entry:153 %trunc_ln118_10 = trunc i32 %mul_ln118_7

]]></Node>
<StgValue><ssdm name="trunc_ln118_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="217" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="218" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
entry:154 %zext_ln118_10 = zext i32 %mul_ln118_7

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="219" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:155 %call_ln118 = call void @pe_kernel_0, i32 %p_read_23, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="220" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:155 %call_ln118 = call void @pe_kernel_0, i32 %p_read_23, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="221" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:156 %add_ln119_10 = add i16 %trunc_ln118_10, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %p_read_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
entry:40 %p_read27_cast = zext i4 %p_read_6

]]></Node>
<StgValue><ssdm name="p_read27_cast"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="16">
<![CDATA[
entry:157 %zext_ln119_10 = zext i16 %add_ln119_10

]]></Node>
<StgValue><ssdm name="zext_ln119_10"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:158 %call_ln119 = call void @pe_kernel_0, i32 %p_read_23, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_10

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %mul_ln118_8 = mul i32 %p_read27_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="227" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:158 %call_ln119 = call void @pe_kernel_0, i32 %p_read_23, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_10

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="228" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %mul_ln118_8 = mul i32 %p_read27_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_8"/></StgValue>
</operation>

<operation id="229" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32">
<![CDATA[
entry:160 %trunc_ln118_11 = trunc i32 %mul_ln118_8

]]></Node>
<StgValue><ssdm name="trunc_ln118_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="230" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="231" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="32">
<![CDATA[
entry:161 %zext_ln118_11 = zext i32 %mul_ln118_8

]]></Node>
<StgValue><ssdm name="zext_ln118_11"/></StgValue>
</operation>

<operation id="232" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:162 %call_ln118 = call void @pe_kernel_0, i32 %p_read_22, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="233" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:162 %call_ln118 = call void @pe_kernel_0, i32 %p_read_22, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="234" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:163 %add_ln119_11 = add i16 %trunc_ln118_11, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_11"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="235" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:4 %p_read_5 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="236" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="3">
<![CDATA[
entry:38 %p_read28_cast_cast = sext i3 %p_read_5

]]></Node>
<StgValue><ssdm name="p_read28_cast_cast"/></StgValue>
</operation>

<operation id="237" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
entry:39 %p_read28_cast_cast_cast = zext i4 %p_read28_cast_cast

]]></Node>
<StgValue><ssdm name="p_read28_cast_cast_cast"/></StgValue>
</operation>

<operation id="238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="16">
<![CDATA[
entry:164 %zext_ln119_11 = zext i16 %add_ln119_11

]]></Node>
<StgValue><ssdm name="zext_ln119_11"/></StgValue>
</operation>

<operation id="239" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:165 %call_ln119 = call void @pe_kernel_0, i32 %p_read_22, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_11

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="240" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166 %mul_ln118_9 = mul i32 %p_read28_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="241" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:165 %call_ln119 = call void @pe_kernel_0, i32 %p_read_22, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_11

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166 %mul_ln118_9 = mul i32 %p_read28_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_9"/></StgValue>
</operation>

<operation id="243" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="32">
<![CDATA[
entry:167 %trunc_ln118_12 = trunc i32 %mul_ln118_9

]]></Node>
<StgValue><ssdm name="trunc_ln118_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="244" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="245" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
entry:168 %zext_ln118_12 = zext i32 %mul_ln118_9

]]></Node>
<StgValue><ssdm name="zext_ln118_12"/></StgValue>
</operation>

<operation id="246" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:169 %call_ln118 = call void @pe_kernel_0, i32 %p_read_21, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="247" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:169 %call_ln118 = call void @pe_kernel_0, i32 %p_read_21, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="248" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:170 %add_ln119_12 = add i16 %trunc_ln118_12, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_12"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="249" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:3 %p_read_4 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="250" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="3">
<![CDATA[
entry:36 %p_read29_cast_cast = sext i3 %p_read_4

]]></Node>
<StgValue><ssdm name="p_read29_cast_cast"/></StgValue>
</operation>

<operation id="251" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
entry:37 %p_read29_cast_cast_cast = zext i4 %p_read29_cast_cast

]]></Node>
<StgValue><ssdm name="p_read29_cast_cast_cast"/></StgValue>
</operation>

<operation id="252" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="16">
<![CDATA[
entry:171 %zext_ln119_12 = zext i16 %add_ln119_12

]]></Node>
<StgValue><ssdm name="zext_ln119_12"/></StgValue>
</operation>

<operation id="253" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:172 %call_ln119 = call void @pe_kernel_0, i32 %p_read_21, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_12

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="254" st_id="55" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %mul_ln118_10 = mul i32 %p_read29_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="255" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:172 %call_ln119 = call void @pe_kernel_0, i32 %p_read_21, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_12

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="256" st_id="56" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %mul_ln118_10 = mul i32 %p_read29_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_10"/></StgValue>
</operation>

<operation id="257" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="32">
<![CDATA[
entry:174 %trunc_ln118_13 = trunc i32 %mul_ln118_10

]]></Node>
<StgValue><ssdm name="trunc_ln118_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="258" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="259" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
entry:175 %zext_ln118_13 = zext i32 %mul_ln118_10

]]></Node>
<StgValue><ssdm name="zext_ln118_13"/></StgValue>
</operation>

<operation id="260" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:176 %call_ln118 = call void @pe_kernel_0, i32 %p_read_20, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="261" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:176 %call_ln118 = call void @pe_kernel_0, i32 %p_read_20, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="262" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:177 %add_ln119_13 = add i16 %trunc_ln118_13, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_13"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="263" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %p_read_3 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="264" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="2">
<![CDATA[
entry:34 %p_read30_cast_cast = sext i2 %p_read_3

]]></Node>
<StgValue><ssdm name="p_read30_cast_cast"/></StgValue>
</operation>

<operation id="265" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
entry:35 %p_read30_cast_cast_cast = zext i4 %p_read30_cast_cast

]]></Node>
<StgValue><ssdm name="p_read30_cast_cast_cast"/></StgValue>
</operation>

<operation id="266" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="16">
<![CDATA[
entry:178 %zext_ln119_13 = zext i16 %add_ln119_13

]]></Node>
<StgValue><ssdm name="zext_ln119_13"/></StgValue>
</operation>

<operation id="267" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:179 %call_ln119 = call void @pe_kernel_0, i32 %p_read_20, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_13

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="268" st_id="59" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180 %mul_ln118_11 = mul i32 %p_read30_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="269" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:179 %call_ln119 = call void @pe_kernel_0, i32 %p_read_20, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_13

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="270" st_id="60" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180 %mul_ln118_11 = mul i32 %p_read30_cast_cast_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_11"/></StgValue>
</operation>

<operation id="271" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="32">
<![CDATA[
entry:181 %trunc_ln118_14 = trunc i32 %mul_ln118_11

]]></Node>
<StgValue><ssdm name="trunc_ln118_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="272" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="273" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
entry:182 %zext_ln118_14 = zext i32 %mul_ln118_11

]]></Node>
<StgValue><ssdm name="zext_ln118_14"/></StgValue>
</operation>

<operation id="274" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:183 %call_ln118 = call void @pe_kernel_0, i32 %p_read_19, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="275" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:183 %call_ln118 = call void @pe_kernel_0, i32 %p_read_19, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="276" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:184 %add_ln119_14 = add i16 %trunc_ln118_14, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="277" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %p_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read31

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="278" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
entry:33 %p_read31_cast = zext i4 %p_read_2

]]></Node>
<StgValue><ssdm name="p_read31_cast"/></StgValue>
</operation>

<operation id="279" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="16">
<![CDATA[
entry:185 %zext_ln119_14 = zext i16 %add_ln119_14

]]></Node>
<StgValue><ssdm name="zext_ln119_14"/></StgValue>
</operation>

<operation id="280" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:186 %call_ln119 = call void @pe_kernel_0, i32 %p_read_19, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_14

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="281" st_id="63" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %mul_ln118_12 = mul i32 %p_read31_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="282" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:186 %call_ln119 = call void @pe_kernel_0, i32 %p_read_19, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_14

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="283" st_id="64" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %mul_ln118_12 = mul i32 %p_read31_cast, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln118_12"/></StgValue>
</operation>

<operation id="284" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="32">
<![CDATA[
entry:188 %trunc_ln118_15 = trunc i32 %mul_ln118_12

]]></Node>
<StgValue><ssdm name="trunc_ln118_15"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="285" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="286" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
entry:189 %zext_ln118_15 = zext i32 %mul_ln118_12

]]></Node>
<StgValue><ssdm name="zext_ln118_15"/></StgValue>
</operation>

<operation id="287" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:190 %call_ln118 = call void @pe_kernel_0, i32 %p_read_18, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="288" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:191 %add_ln119_15 = add i16 %trunc_ln118_15, i16 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln119_15"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="289" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:190 %call_ln118 = call void @pe_kernel_0, i32 %p_read_18, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %half, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="290" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="16">
<![CDATA[
entry:192 %zext_ln119_15 = zext i16 %add_ln119_15

]]></Node>
<StgValue><ssdm name="zext_ln119_15"/></StgValue>
</operation>

<operation id="291" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:193 %call_ln119 = call void @pe_kernel_0, i32 %p_read_18, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_15

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="292" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="293" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="294" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="295" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="296" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="298" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="299" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="300" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="302" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="303" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="304" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="305" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="306" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="307" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="308" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:74 %specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_3, void @empty_3, void @function, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln115"/></StgValue>
</operation>

<operation id="309" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:193 %call_ln119 = call void @pe_kernel_0, i32 %p_read_18, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i32 %out_buf_0, i32 %out_buf_1, i32 %out_buf_2, i32 %out_buf_3, i32 %out_buf_4, i32 %out_buf_5, i32 %out_buf_6, i32 %out_buf_7, i32 %sub, i64 %idxprom8, i64 %zext_ln119_15

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="310" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0">
<![CDATA[
entry:194 %ret_ln122 = ret

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
