Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 20:42:38 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/calculate_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.857ns (77.311%)  route 0.545ns (22.689%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.189 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[25]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.857ns (77.311%)  route 0.545ns (22.689%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_reg_1290[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.189 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[25]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.802ns (76.779%)  route 0.545ns (23.221%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.134 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.134    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.802ns (76.779%)  route 0.545ns (23.221%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_reg_1290[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.134 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.134    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ain_s1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.513ns (64.908%)  route 0.818ns (35.092%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ain_s1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ain_s1_reg[12]/Q
                         net (fo=1, unplaced)         0.818     2.003    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/ain_s1[11]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.546     2.549 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.549    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.649 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.649    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[43]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.749 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.749    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[47]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.849 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.849    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[51]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.118 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.118    bd_0_i/hls_inst/inst/grp_fu_1092_p2[53]
                         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/ain_s1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.513ns (64.908%)  route 0.818ns (35.092%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/ain_s1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/ain_s1_reg[12]/Q
                         net (fo=1, unplaced)         0.818     2.003    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/ain_s1[11]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.546     2.549 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.549    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.649 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.649    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[43]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.749 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.749    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[47]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.849 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.849    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[51]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.118 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U9/u2/h2_hm_m2_hl_l2_ml_reg_1540_reg[53]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.118    bd_0_i/hls_inst/inst/dout[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[53]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[53]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.777ns (76.529%)  route 0.545ns (23.471%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.109 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[26]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.777ns (76.529%)  route 0.545ns (23.471%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_reg_1290[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.920 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.109 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[26]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[24]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[24]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.765ns (76.407%)  route 0.545ns (23.593%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.097 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.097    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.765ns (76.407%)  route 0.545ns (23.593%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1586, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]/Q
                         net (fo=2, unplaced)         0.537     1.757    bd_0_i/hls_inst/inst/add0F_reg_1290[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.655     2.412 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.420    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.520 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.520    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.620 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.620    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.720 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.720    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.820 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.820    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.097 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.097    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1586, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
                         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[23]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  0.216    




