#! /home/adrian/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1159-gdcc9b59f-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/home/adrian/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/adrian/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/adrian/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/adrian/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/adrian/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555566b8310 .scope module, "PipelinedCore_tb" "PipelinedCore_tb" 2 4;
 .timescale -9 -9;
v0x555556746fb0_0 .net "leds", 7 0, L_0x555556765140;  1 drivers
v0x555556747070_0 .var "original_clk", 0 0;
v0x555556747110_0 .var "rst", 0 0;
S_0x5555566e0f80 .scope module, "PPCTB" "PipelinedCore" 2 11, 3 29 0, S_0x5555566b8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "original_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "leds";
P_0x55555661dbd0 .param/l "DATA_ADDR_WIDTH" 0 3 40, +C4<00000000000000000000000000001000>;
L_0x5555566f4dd0 .functor BUFZ 1, v0x555556747070_0, C4<0>, C4<0>, C4<0>;
L_0x5555566fd760 .functor OR 1, L_0x555556757360, L_0x555556759fe0, C4<0>, C4<0>;
L_0x5555566176b0 .functor OR 1, v0x555556747110_0, L_0x555556757a20, C4<0>, C4<0>;
L_0x555556759fe0 .functor AND 1, v0x555556700220_0, v0x555556738460_0, C4<1>, C4<1>;
L_0x55555675cfd0 .functor BUFZ 32, v0x55555672c280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555675f7f0 .functor OR 1, L_0x5555567602b0, L_0x555556760350, C4<0>, C4<0>;
L_0x555556760830 .functor OR 1, L_0x55555675f7f0, L_0x555556760790, C4<0>, C4<0>;
L_0x555556760c30 .functor OR 1, L_0x555556760830, L_0x555556760990, C4<0>, C4<0>;
L_0x555556761090 .functor OR 1, L_0x555556760d40, L_0x555556760de0, C4<0>, C4<0>;
L_0x5555567612a0 .functor OR 1, L_0x555556761090, L_0x555556761200, C4<0>, C4<0>;
L_0x555556761620 .functor OR 1, L_0x5555567612a0, L_0x555556761360, C4<0>, C4<0>;
L_0x555556761b10 .functor OR 1, L_0x5555567617a0, L_0x555556761840, C4<0>, C4<0>;
L_0x555556761cc0 .functor OR 1, L_0x555556761b10, L_0x555556761c20, C4<0>, C4<0>;
L_0x555556761730 .functor OR 1, L_0x555556761cc0, L_0x555556761e50, C4<0>, C4<0>;
L_0x555556762560 .functor OR 1, L_0x5555567621d0, L_0x555556762270, C4<0>, C4<0>;
L_0x5555567627d0 .functor OR 1, L_0x555556762560, L_0x555556762730, C4<0>, C4<0>;
L_0x555556762be0 .functor OR 1, L_0x5555567627d0, L_0x5555567628e0, C4<0>, C4<0>;
L_0x555556763140 .functor OR 1, L_0x555556762d90, L_0x555556762e30, C4<0>, C4<0>;
L_0x555556763320 .functor OR 1, L_0x555556763140, L_0x555556763280, C4<0>, C4<0>;
L_0x555556763760 .functor OR 1, L_0x555556763320, L_0x555556762cf0, C4<0>, C4<0>;
L_0x555556763c40 .functor OR 1, L_0x555556763870, L_0x555556763910, C4<0>, C4<0>;
L_0x555556763ee0 .functor OR 1, L_0x555556763c40, L_0x555556763e40, C4<0>, C4<0>;
L_0x555556764330 .functor OR 1, L_0x555556763ee0, L_0x555556763ff0, C4<0>, C4<0>;
L_0x555556764900 .functor OR 1, L_0x555556764510, L_0x5555567645b0, C4<0>, C4<0>;
L_0x555556764ae0 .functor OR 1, L_0x555556764900, L_0x555556764a40, C4<0>, C4<0>;
L_0x555556765030 .functor OR 1, L_0x555556764ae0, L_0x555556764cd0, C4<0>, C4<0>;
L_0x5555567658c0 .functor OR 1, L_0x5555567654b0, L_0x555556765820, C4<0>, C4<0>;
L_0x555556765e40 .functor OR 1, L_0x5555567658c0, L_0x555556765ac0, C4<0>, C4<0>;
L_0x555556765ff0 .functor OR 1, L_0x555556765e40, L_0x555556765f50, C4<0>, C4<0>;
v0x55555673bf90_0 .net "ALUA", 31 0, L_0x55555675bb80;  1 drivers
v0x55555673c080_0 .net "ALUB", 31 0, L_0x55555675c980;  1 drivers
v0x55555673c150_0 .net "ALUCtrl", 4 0, L_0x55555675aa30;  1 drivers
v0x55555673c270_0 .net "ALUCtrlID", 4 0, v0x555556738270_0;  1 drivers
v0x55555673c310_0 .net "ALUOutput", 31 0, v0x5555566bf9c0_0;  1 drivers
v0x55555673c470_0 .net "ALUSrc", 0 0, v0x555556731b90_0;  1 drivers
v0x55555673c510_0 .net "ALUSrcID", 0 0, v0x5555567383a0_0;  1 drivers
v0x55555673c600_0 .net "BranchA", 31 0, L_0x5555567594c0;  1 drivers
v0x55555673c6a0_0 .net "BranchALUOutput", 0 0, v0x555556700220_0;  1 drivers
v0x55555673c740_0 .net "BranchB", 31 0, L_0x555556759d20;  1 drivers
v0x55555673c7e0_0 .net "DataOutput", 31 0, v0x555556735d90_0;  1 drivers
v0x55555673c880_0 .net "DoBranch", 0 0, v0x555556738460_0;  1 drivers
v0x55555673c970_0 .net "EXImmediate", 31 0, v0x555556731c50_0;  1 drivers
v0x55555673ca10_0 .net "EXPC", 31 0, v0x555556731f90_0;  1 drivers
v0x55555673cb00_0 .net "EXRd", 4 0, L_0x55555675a3a0;  1 drivers
v0x55555673cbc0_0 .net "EXReadData1", 31 0, v0x555556732150_0;  1 drivers
v0x55555673cc80_0 .net "EXReadData2", 31 0, v0x555556732230_0;  1 drivers
v0x55555673ce30_0 .net "EXRs1", 4 0, L_0x55555675aaa0;  1 drivers
v0x55555673cf20_0 .net "EXRs2", 4 0, L_0x55555675a9c0;  1 drivers
v0x55555673d030_0 .net "ForwardALUA", 1 0, v0x55555672dae0_0;  1 drivers
v0x55555673d0f0_0 .net "ForwardALUB", 1 0, v0x55555672dbe0_0;  1 drivers
v0x55555673d190_0 .net "ForwardBranchA", 1 0, v0x55555672e840_0;  1 drivers
v0x55555673d260_0 .net "ForwardBranchB", 1 0, v0x55555672e940_0;  1 drivers
v0x55555673d330_0 .net "IDInstruction", 31 0, v0x5555567341f0_0;  1 drivers
v0x55555673d3d0_0 .net "IDPC", 31 0, v0x5555567342e0_0;  1 drivers
v0x55555673d490_0 .net "IFIDFlush", 0 0, L_0x555556757a20;  1 drivers
v0x55555673d550_0 .net "IFIDFlushtoStall", 0 0, v0x55555672fa00_0;  1 drivers
v0x55555673d5f0_0 .net "IFIDRst", 0 0, L_0x5555566176b0;  1 drivers
v0x55555673d6c0_0 .net "IFIDWrite", 0 0, v0x55555672fad0_0;  1 drivers
v0x55555673d7b0_0 .net "Immediate", 31 0, v0x555556734e00_0;  1 drivers
v0x55555673d8a0_0 .net "Instruction", 31 0, v0x55555673be60_0;  1 drivers
v0x55555673d990_0 .net "LoadToFix", 31 0, L_0x55555675e660;  1 drivers
v0x55555673daa0_0 .net "LuiAuipcSel", 1 0, v0x555556731d30_0;  1 drivers
v0x55555673dd70_0 .net "LuiAuipcSelID", 1 0, v0x555556738790_0;  1 drivers
v0x55555673de60_0 .net "MEMALUOutput", 31 0, v0x55555672c280_0;  1 drivers
v0x55555673df70_0 .net "MEMPC", 31 0, L_0x55555675ca70;  1 drivers
v0x55555673e080_0 .net "MEMRd", 4 0, L_0x55555675cbc0;  1 drivers
v0x55555673e140_0 .net "MEMReadData2Forw", 31 0, L_0x55555675cb50;  1 drivers
v0x55555673e250_0 .net "MEMWriteData", 31 0, L_0x55555675cfd0;  1 drivers
v0x55555673e330_0 .net "MemRead", 0 0, v0x55555672c360_0;  1 drivers
v0x55555673e3d0_0 .net "MemReadEX", 0 0, L_0x55555675a780;  1 drivers
v0x55555673e470_0 .net "MemReadID", 0 0, v0x555556738850_0;  1 drivers
v0x55555673e560_0 .net "MemWrite", 0 0, v0x55555672c420_0;  1 drivers
v0x55555673e650_0 .net "MemWriteEX", 0 0, L_0x55555675a710;  1 drivers
v0x55555673e740_0 .net "MemWriteID", 0 0, L_0x5555567583b0;  1 drivers
v0x55555673e7e0_0 .net "MemWriteIDtoStall", 0 0, v0x555556738920_0;  1 drivers
v0x55555673e880_0 .net "MemoryByteSel", 3 0, v0x55555673b600_0;  1 drivers
v0x55555673e970_0 .net "PC", 31 0, v0x55555673eef0_0;  1 drivers
v0x55555673ea10_0 .net "PCJumpSrc", 0 0, v0x555556738b10_0;  1 drivers
v0x55555673eab0_0 .net "PCNext", 31 0, L_0x555556757740;  1 drivers
v0x55555673eb50_0 .net "PCPlus4", 31 0, L_0x555556757240;  1 drivers
v0x55555673ec30_0 .net "PCSrc", 0 0, L_0x5555566fd760;  1 drivers
v0x55555673ecd0_0 .net "PCSrcBranch", 0 0, L_0x555556759fe0;  1 drivers
v0x55555673ed70_0 .net "PCTargetAddress", 31 0, L_0x5555567586e0;  1 drivers
v0x55555673ee50_0 .net "PCWrite", 0 0, v0x55555672ff90_0;  1 drivers
v0x55555673eef0_0 .var "PCtemp", 31 0;
v0x55555673efb0_0 .net "Rd", 4 0, L_0x555556757f90;  1 drivers
v0x55555673f070_0 .net "ReadData1", 31 0, L_0x555556758450;  1 drivers
v0x55555673f160_0 .net "ReadData1Forw", 31 0, L_0x55555675b220;  1 drivers
v0x55555673f240_0 .net "ReadData2", 31 0, L_0x555556758780;  1 drivers
v0x55555673f350_0 .net "ReadData2Forw", 31 0, L_0x55555675c680;  1 drivers
v0x55555673f410_0 .net "RegWrite", 0 0, L_0x55555675f0f0;  1 drivers
v0x55555673f540_0 .net "RegWriteEX", 0 0, L_0x55555675a4a0;  1 drivers
v0x55555673f5e0_0 .net "RegWriteID", 0 0, L_0x555556758270;  1 drivers
v0x55555673f680_0 .net "RegWriteIDtoStall", 0 0, v0x555556738bd0_0;  1 drivers
v0x55555673fb30_0 .net "RegWriteMEM", 0 0, L_0x55555675cc30;  1 drivers
v0x55555673fc60_0 .net "Rs1", 4 0, L_0x555556757ce0;  1 drivers
v0x55555673fd00_0 .net "Rs2", 4 0, L_0x555556757e60;  1 drivers
v0x55555673fda0_0 .net "Stall", 0 0, v0x555556730290_0;  1 drivers
v0x55555673fe40_0 .net "StoreFixed", 31 0, v0x55555673b2c0_0;  1 drivers
v0x55555673fee0_0 .net "StoreLoadSel", 2 0, v0x55555672c840_0;  1 drivers
v0x55555673ff80_0 .net "StoreLoadSelEX", 2 0, L_0x55555675a650;  1 drivers
v0x555556740020_0 .net "StoreLoadSelID", 2 0, v0x555556738c90_0;  1 drivers
v0x555556740130_0 .net "WBALUOutput", 31 0, v0x555556737040_0;  1 drivers
v0x5555567401f0_0 .net "WBDataOutput", 31 0, v0x555556737120_0;  1 drivers
v0x555556740290_0 .net "WBPC", 31 0, v0x555556737200_0;  1 drivers
v0x555556740330_0 .net "WBRd", 4 0, L_0x55555675f020;  1 drivers
v0x555556740460_0 .net "WriteData", 31 0, L_0x55555675ff40;  1 drivers
v0x555556740520_0 .net "WriteDataSrc", 1 0, v0x555556737480_0;  1 drivers
v0x5555567405f0_0 .net "WriteDataSrcEX", 1 0, L_0x55555675a5e0;  1 drivers
v0x555556740690_0 .net "WriteDataSrcID", 1 0, v0x555556738d80_0;  1 drivers
v0x5555567407a0_0 .net "WriteDataSrcMEM", 1 0, L_0x55555675cca0;  1 drivers
v0x5555567408b0_0 .net *"_ivl_101", 0 0, L_0x55555675b910;  1 drivers
L_0x7f7ab450d378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556740990_0 .net/2u *"_ivl_102", 31 0, L_0x7f7ab450d378;  1 drivers
v0x555556740a70_0 .net *"_ivl_104", 31 0, L_0x55555675b690;  1 drivers
v0x555556740b50_0 .net *"_ivl_109", 0 0, L_0x55555675bea0;  1 drivers
v0x555556740c30_0 .net *"_ivl_111", 0 0, L_0x55555675bf90;  1 drivers
L_0x7f7ab450d3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556740d10_0 .net/2u *"_ivl_112", 31 0, L_0x7f7ab450d3c0;  1 drivers
v0x555556740df0_0 .net *"_ivl_114", 31 0, L_0x55555675c180;  1 drivers
v0x555556740ed0_0 .net *"_ivl_117", 0 0, L_0x55555675c2c0;  1 drivers
v0x555556740fb0_0 .net *"_ivl_118", 31 0, L_0x55555675c550;  1 drivers
v0x555556741090_0 .net *"_ivl_13", 30 0, L_0x5555567574a0;  1 drivers
L_0x7f7ab450d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556741170_0 .net/2u *"_ivl_14", 0 0, L_0x7f7ab450d060;  1 drivers
v0x555556741250_0 .net *"_ivl_143", 0 0, L_0x55555675f290;  1 drivers
v0x555556741330_0 .net *"_ivl_145", 0 0, L_0x55555675f510;  1 drivers
L_0x7f7ab450d498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556741410_0 .net/2u *"_ivl_146", 31 0, L_0x7f7ab450d498;  1 drivers
L_0x7f7ab450d4e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555567414f0_0 .net/2u *"_ivl_148", 31 0, L_0x7f7ab450d4e0;  1 drivers
v0x5555567415d0_0 .net *"_ivl_150", 31 0, L_0x55555675f750;  1 drivers
v0x5555567416b0_0 .net *"_ivl_152", 31 0, L_0x55555675fa50;  1 drivers
v0x555556741790_0 .net *"_ivl_155", 0 0, L_0x55555675fbe0;  1 drivers
v0x555556741870_0 .net *"_ivl_156", 31 0, L_0x55555675fe50;  1 drivers
v0x555556741950_0 .net *"_ivl_16", 31 0, L_0x5555567575a0;  1 drivers
v0x555556741a30_0 .net *"_ivl_163", 0 0, L_0x5555567602b0;  1 drivers
v0x555556741b10_0 .net *"_ivl_165", 0 0, L_0x555556760350;  1 drivers
v0x555556741bf0_0 .net *"_ivl_166", 0 0, L_0x55555675f7f0;  1 drivers
v0x555556741cd0_0 .net *"_ivl_169", 0 0, L_0x555556760790;  1 drivers
v0x555556741db0_0 .net *"_ivl_170", 0 0, L_0x555556760830;  1 drivers
v0x555556741e90_0 .net *"_ivl_173", 0 0, L_0x555556760990;  1 drivers
v0x555556741f70_0 .net *"_ivl_174", 0 0, L_0x555556760c30;  1 drivers
v0x555556742050_0 .net *"_ivl_179", 0 0, L_0x555556760d40;  1 drivers
v0x555556742130_0 .net *"_ivl_181", 0 0, L_0x555556760de0;  1 drivers
v0x555556742210_0 .net *"_ivl_182", 0 0, L_0x555556761090;  1 drivers
v0x5555567422f0_0 .net *"_ivl_185", 0 0, L_0x555556761200;  1 drivers
v0x5555567423d0_0 .net *"_ivl_186", 0 0, L_0x5555567612a0;  1 drivers
v0x5555567424b0_0 .net *"_ivl_189", 0 0, L_0x555556761360;  1 drivers
v0x555556742590_0 .net *"_ivl_190", 0 0, L_0x555556761620;  1 drivers
v0x555556742670_0 .net *"_ivl_195", 0 0, L_0x5555567617a0;  1 drivers
v0x555556742750_0 .net *"_ivl_197", 0 0, L_0x555556761840;  1 drivers
v0x555556742830_0 .net *"_ivl_198", 0 0, L_0x555556761b10;  1 drivers
v0x555556742910_0 .net *"_ivl_201", 0 0, L_0x555556761c20;  1 drivers
v0x5555567429f0_0 .net *"_ivl_202", 0 0, L_0x555556761cc0;  1 drivers
v0x555556742ad0_0 .net *"_ivl_205", 0 0, L_0x555556761e50;  1 drivers
v0x555556742bb0_0 .net *"_ivl_206", 0 0, L_0x555556761730;  1 drivers
v0x555556742c90_0 .net *"_ivl_211", 0 0, L_0x5555567621d0;  1 drivers
v0x555556742d70_0 .net *"_ivl_213", 0 0, L_0x555556762270;  1 drivers
v0x555556742e50_0 .net *"_ivl_214", 0 0, L_0x555556762560;  1 drivers
v0x555556742f30_0 .net *"_ivl_217", 0 0, L_0x555556762730;  1 drivers
v0x555556743010_0 .net *"_ivl_218", 0 0, L_0x5555567627d0;  1 drivers
v0x5555567430f0_0 .net *"_ivl_221", 0 0, L_0x5555567628e0;  1 drivers
v0x5555567439e0_0 .net *"_ivl_222", 0 0, L_0x555556762be0;  1 drivers
v0x555556743ac0_0 .net *"_ivl_227", 0 0, L_0x555556762d90;  1 drivers
v0x555556743ba0_0 .net *"_ivl_229", 0 0, L_0x555556762e30;  1 drivers
v0x555556743c80_0 .net *"_ivl_230", 0 0, L_0x555556763140;  1 drivers
v0x555556743d60_0 .net *"_ivl_233", 0 0, L_0x555556763280;  1 drivers
v0x555556743e40_0 .net *"_ivl_234", 0 0, L_0x555556763320;  1 drivers
v0x555556743f20_0 .net *"_ivl_237", 0 0, L_0x555556762cf0;  1 drivers
v0x555556744000_0 .net *"_ivl_238", 0 0, L_0x555556763760;  1 drivers
L_0x7f7ab450d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555567440e0_0 .net/2u *"_ivl_24", 0 0, L_0x7f7ab450d0a8;  1 drivers
v0x5555567441c0_0 .net *"_ivl_243", 0 0, L_0x555556763870;  1 drivers
v0x5555567442a0_0 .net *"_ivl_245", 0 0, L_0x555556763910;  1 drivers
v0x555556744380_0 .net *"_ivl_246", 0 0, L_0x555556763c40;  1 drivers
v0x555556744460_0 .net *"_ivl_249", 0 0, L_0x555556763e40;  1 drivers
v0x555556744540_0 .net *"_ivl_250", 0 0, L_0x555556763ee0;  1 drivers
v0x555556744620_0 .net *"_ivl_253", 0 0, L_0x555556763ff0;  1 drivers
v0x555556744700_0 .net *"_ivl_254", 0 0, L_0x555556764330;  1 drivers
v0x5555567447e0_0 .net *"_ivl_259", 0 0, L_0x555556764510;  1 drivers
v0x5555567448c0_0 .net *"_ivl_261", 0 0, L_0x5555567645b0;  1 drivers
v0x5555567449a0_0 .net *"_ivl_262", 0 0, L_0x555556764900;  1 drivers
v0x555556744a80_0 .net *"_ivl_265", 0 0, L_0x555556764a40;  1 drivers
v0x555556744b60_0 .net *"_ivl_266", 0 0, L_0x555556764ae0;  1 drivers
v0x555556744c40_0 .net *"_ivl_269", 0 0, L_0x555556764cd0;  1 drivers
v0x555556744d20_0 .net *"_ivl_270", 0 0, L_0x555556765030;  1 drivers
v0x555556744e00_0 .net *"_ivl_276", 0 0, L_0x5555567654b0;  1 drivers
v0x555556744ee0_0 .net *"_ivl_278", 0 0, L_0x555556765820;  1 drivers
v0x555556744fc0_0 .net *"_ivl_279", 0 0, L_0x5555567658c0;  1 drivers
v0x5555567450a0_0 .net *"_ivl_282", 0 0, L_0x555556765ac0;  1 drivers
v0x555556745180_0 .net *"_ivl_283", 0 0, L_0x555556765e40;  1 drivers
v0x555556745260_0 .net *"_ivl_286", 0 0, L_0x555556765f50;  1 drivers
v0x555556745340_0 .net *"_ivl_287", 0 0, L_0x555556765ff0;  1 drivers
L_0x7f7ab450d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556745420_0 .net/2u *"_ivl_34", 0 0, L_0x7f7ab450d0f0;  1 drivers
L_0x7f7ab450d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556745500_0 .net/2u *"_ivl_38", 0 0, L_0x7f7ab450d138;  1 drivers
L_0x7f7ab450d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555567455e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f7ab450d018;  1 drivers
v0x5555567456c0_0 .net *"_ivl_42", 31 0, L_0x555556758560;  1 drivers
v0x5555567457a0_0 .net *"_ivl_47", 0 0, L_0x555556758ea0;  1 drivers
v0x555556745880_0 .net *"_ivl_49", 0 0, L_0x555556758f90;  1 drivers
L_0x7f7ab450d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556745960_0 .net/2u *"_ivl_50", 31 0, L_0x7f7ab450d210;  1 drivers
v0x555556745a40_0 .net *"_ivl_52", 31 0, L_0x5555567590c0;  1 drivers
v0x555556745b20_0 .net *"_ivl_55", 0 0, L_0x555556759250;  1 drivers
v0x555556745c00_0 .net *"_ivl_56", 31 0, L_0x555556759420;  1 drivers
v0x555556745ce0_0 .net *"_ivl_61", 0 0, L_0x555556759380;  1 drivers
v0x555556745dc0_0 .net *"_ivl_63", 0 0, L_0x5555567597a0;  1 drivers
L_0x7f7ab450d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556745ea0_0 .net/2u *"_ivl_64", 31 0, L_0x7f7ab450d258;  1 drivers
v0x555556745f80_0 .net *"_ivl_66", 31 0, L_0x555556759900;  1 drivers
v0x555556746060_0 .net *"_ivl_69", 0 0, L_0x5555567599f0;  1 drivers
v0x555556746140_0 .net *"_ivl_70", 31 0, L_0x555556759bf0;  1 drivers
v0x555556746220_0 .net *"_ivl_79", 0 0, L_0x55555675ab90;  1 drivers
v0x555556746300_0 .net *"_ivl_81", 0 0, L_0x55555675ac30;  1 drivers
L_0x7f7ab450d2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555567463e0_0 .net/2u *"_ivl_82", 31 0, L_0x7f7ab450d2e8;  1 drivers
v0x5555567464c0_0 .net *"_ivl_84", 31 0, L_0x55555675adf0;  1 drivers
v0x5555567465a0_0 .net *"_ivl_87", 0 0, L_0x55555675af50;  1 drivers
v0x555556746680_0 .net *"_ivl_88", 31 0, L_0x55555675b180;  1 drivers
v0x555556746760_0 .net *"_ivl_9", 0 0, L_0x555556757360;  1 drivers
v0x555556746840_0 .net *"_ivl_93", 0 0, L_0x55555675b4c0;  1 drivers
v0x555556746920_0 .net *"_ivl_95", 0 0, L_0x55555675b560;  1 drivers
L_0x7f7ab450d330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556746a00_0 .net/2u *"_ivl_96", 31 0, L_0x7f7ab450d330;  1 drivers
v0x555556746ae0_0 .net *"_ivl_98", 31 0, L_0x55555675b7b0;  1 drivers
v0x555556746bc0_0 .net "clk", 0 0, L_0x5555566f4dd0;  1 drivers
v0x555556746c60_0 .net "leds", 7 0, L_0x555556765140;  alias, 1 drivers
v0x555556746d40_0 .net "original_clk", 0 0, v0x555556747070_0;  1 drivers
v0x555556746e00_0 .net "rst", 0 0, v0x555556747110_0;  1 drivers
L_0x555556757240 .arith/sum 32, v0x55555673eef0_0, L_0x7f7ab450d018;
L_0x555556757360 .part v0x555556738d80_0, 1, 1;
L_0x5555567574a0 .part L_0x5555567586e0, 1, 31;
L_0x5555567575a0 .concat [ 1 31 0 0], L_0x7f7ab450d060, L_0x5555567574a0;
L_0x555556757740 .functor MUXZ 32, L_0x555556757240, L_0x5555567575a0, L_0x5555566fd760, C4<>;
L_0x555556757880 .part v0x55555673eef0_0, 2, 8;
L_0x555556757a20 .functor MUXZ 1, v0x55555672fa00_0, L_0x7f7ab450d0a8, v0x555556730290_0, C4<>;
L_0x555556757ce0 .part v0x5555567341f0_0, 15, 5;
L_0x555556757e60 .part v0x5555567341f0_0, 20, 5;
L_0x555556757f90 .part v0x5555567341f0_0, 7, 5;
L_0x555556758270 .functor MUXZ 1, v0x555556738bd0_0, L_0x7f7ab450d0f0, v0x555556730290_0, C4<>;
L_0x5555567583b0 .functor MUXZ 1, v0x555556738920_0, L_0x7f7ab450d138, v0x555556730290_0, C4<>;
L_0x555556758560 .functor MUXZ 32, v0x5555567342e0_0, L_0x555556758450, v0x555556738b10_0, C4<>;
L_0x5555567586e0 .arith/sum 32, L_0x555556758560, v0x555556734e00_0;
L_0x555556758ea0 .part v0x55555672e840_0, 1, 1;
L_0x555556758f90 .part v0x55555672e840_0, 0, 1;
L_0x5555567590c0 .functor MUXZ 32, L_0x55555675ff40, L_0x7f7ab450d210, L_0x555556758f90, C4<>;
L_0x555556759250 .part v0x55555672e840_0, 0, 1;
L_0x555556759420 .functor MUXZ 32, L_0x555556758450, L_0x55555675cfd0, L_0x555556759250, C4<>;
L_0x5555567594c0 .functor MUXZ 32, L_0x555556759420, L_0x5555567590c0, L_0x555556758ea0, C4<>;
L_0x555556759380 .part v0x55555672e940_0, 1, 1;
L_0x5555567597a0 .part v0x55555672e940_0, 0, 1;
L_0x555556759900 .functor MUXZ 32, L_0x55555675ff40, L_0x7f7ab450d258, L_0x5555567597a0, C4<>;
L_0x5555567599f0 .part v0x55555672e940_0, 0, 1;
L_0x555556759bf0 .functor MUXZ 32, L_0x555556758780, L_0x55555675cfd0, L_0x5555567599f0, C4<>;
L_0x555556759d20 .functor MUXZ 32, L_0x555556759bf0, L_0x555556759900, L_0x555556759380, C4<>;
L_0x55555675ab90 .part v0x55555672dae0_0, 1, 1;
L_0x55555675ac30 .part v0x55555672dae0_0, 0, 1;
L_0x55555675adf0 .functor MUXZ 32, L_0x55555675ff40, L_0x7f7ab450d2e8, L_0x55555675ac30, C4<>;
L_0x55555675af50 .part v0x55555672dae0_0, 0, 1;
L_0x55555675b180 .functor MUXZ 32, v0x555556732150_0, L_0x55555675cfd0, L_0x55555675af50, C4<>;
L_0x55555675b220 .functor MUXZ 32, L_0x55555675b180, L_0x55555675adf0, L_0x55555675ab90, C4<>;
L_0x55555675b4c0 .part v0x555556731d30_0, 1, 1;
L_0x55555675b560 .part v0x555556731d30_0, 0, 1;
L_0x55555675b7b0 .functor MUXZ 32, v0x555556731f90_0, L_0x7f7ab450d330, L_0x55555675b560, C4<>;
L_0x55555675b910 .part v0x555556731d30_0, 0, 1;
L_0x55555675b690 .functor MUXZ 32, L_0x55555675b220, L_0x7f7ab450d378, L_0x55555675b910, C4<>;
L_0x55555675bb80 .functor MUXZ 32, L_0x55555675b690, L_0x55555675b7b0, L_0x55555675b4c0, C4<>;
L_0x55555675bea0 .part v0x55555672dbe0_0, 1, 1;
L_0x55555675bf90 .part v0x55555672dbe0_0, 0, 1;
L_0x55555675c180 .functor MUXZ 32, L_0x55555675ff40, L_0x7f7ab450d3c0, L_0x55555675bf90, C4<>;
L_0x55555675c2c0 .part v0x55555672dbe0_0, 0, 1;
L_0x55555675c550 .functor MUXZ 32, v0x555556732230_0, L_0x55555675cfd0, L_0x55555675c2c0, C4<>;
L_0x55555675c680 .functor MUXZ 32, L_0x55555675c550, L_0x55555675c180, L_0x55555675bea0, C4<>;
L_0x55555675c980 .functor MUXZ 32, L_0x55555675c680, v0x555556731c50_0, v0x555556731b90_0, C4<>;
L_0x55555675d110 .part v0x55555672c280_0, 0, 2;
L_0x55555675d330 .part v0x55555672c840_0, 0, 2;
L_0x55555675e7f0 .part v0x55555672c280_0, 0, 8;
L_0x55555675ea20 .part v0x55555672c280_0, 0, 2;
L_0x55555675eaf0 .part v0x55555672c840_0, 0, 2;
L_0x55555675ed60 .part v0x55555672c840_0, 2, 1;
L_0x55555675f290 .part v0x555556737480_0, 1, 1;
L_0x55555675f510 .part v0x555556737480_0, 0, 1;
L_0x55555675f750 .arith/sum 32, v0x555556737200_0, L_0x7f7ab450d4e0;
L_0x55555675fa50 .functor MUXZ 32, L_0x55555675f750, L_0x7f7ab450d498, L_0x55555675f510, C4<>;
L_0x55555675fbe0 .part v0x555556737480_0, 0, 1;
L_0x55555675fe50 .functor MUXZ 32, v0x555556737040_0, v0x555556737120_0, L_0x55555675fbe0, C4<>;
L_0x55555675ff40 .functor MUXZ 32, L_0x55555675fe50, L_0x55555675fa50, L_0x55555675f290, C4<>;
L_0x5555567602b0 .part L_0x55555675ff40, 0, 1;
L_0x555556760350 .part L_0x55555675ff40, 8, 1;
L_0x555556760790 .part L_0x55555675ff40, 16, 1;
L_0x555556760990 .part L_0x55555675ff40, 24, 1;
L_0x555556760d40 .part L_0x55555675ff40, 1, 1;
L_0x555556760de0 .part L_0x55555675ff40, 9, 1;
L_0x555556761200 .part L_0x55555675ff40, 17, 1;
L_0x555556761360 .part L_0x55555675ff40, 25, 1;
L_0x5555567617a0 .part L_0x55555675ff40, 2, 1;
L_0x555556761840 .part L_0x55555675ff40, 10, 1;
L_0x555556761c20 .part L_0x55555675ff40, 18, 1;
L_0x555556761e50 .part L_0x55555675ff40, 26, 1;
L_0x5555567621d0 .part L_0x55555675ff40, 3, 1;
L_0x555556762270 .part L_0x55555675ff40, 11, 1;
L_0x555556762730 .part L_0x55555675ff40, 19, 1;
L_0x5555567628e0 .part L_0x55555675ff40, 27, 1;
L_0x555556762d90 .part L_0x55555675ff40, 4, 1;
L_0x555556762e30 .part L_0x55555675ff40, 12, 1;
L_0x555556763280 .part L_0x55555675ff40, 20, 1;
L_0x555556762cf0 .part L_0x55555675ff40, 28, 1;
L_0x555556763870 .part L_0x55555675ff40, 5, 1;
L_0x555556763910 .part L_0x55555675ff40, 13, 1;
L_0x555556763e40 .part L_0x55555675ff40, 21, 1;
L_0x555556763ff0 .part L_0x55555675ff40, 29, 1;
L_0x555556764510 .part L_0x55555675ff40, 6, 1;
L_0x5555567645b0 .part L_0x55555675ff40, 14, 1;
L_0x555556764a40 .part L_0x55555675ff40, 22, 1;
L_0x555556764cd0 .part L_0x55555675ff40, 30, 1;
LS_0x555556765140_0_0 .concat8 [ 1 1 1 1], L_0x555556760c30, L_0x555556761620, L_0x555556761730, L_0x555556762be0;
LS_0x555556765140_0_4 .concat8 [ 1 1 1 1], L_0x555556763760, L_0x555556764330, L_0x555556765030, L_0x555556765ff0;
L_0x555556765140 .concat8 [ 4 4 0 0], LS_0x555556765140_0_0, LS_0x555556765140_0_4;
L_0x5555567654b0 .part L_0x55555675ff40, 7, 1;
L_0x555556765820 .part L_0x55555675ff40, 15, 1;
L_0x555556765ac0 .part L_0x55555675ff40, 23, 1;
L_0x555556765f50 .part L_0x55555675ff40, 31, 1;
S_0x5555566beaa0 .scope module, "ALUPPC" "ALU" 3 348, 4 3 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "ALUOutput";
v0x55555670b2e0_0 .net "ALUCtrl", 4 0, L_0x55555675aa30;  alias, 1 drivers
v0x5555566bf9c0_0 .var "ALUOutput", 31 0;
v0x5555566e5f00_0 .net "a", 31 0, L_0x55555675bb80;  alias, 1 drivers
v0x5555566f4ef0_0 .net "b", 31 0, L_0x55555675c980;  alias, 1 drivers
E_0x555556622920 .event anyedge, v0x55555670b2e0_0, v0x5555566e5f00_0, v0x5555566f4ef0_0;
S_0x5555566bedf0 .scope begin, "AluOperation" "AluOperation" 4 12, 4 12 0, S_0x5555566beaa0;
 .timescale -9 -9;
S_0x555556709c00 .scope module, "BranchALUPPC" "BranchALU" 3 294, 5 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUCtrl";
    .port_info 3 /OUTPUT 1 "BranchALUOutput";
v0x555556702bc0_0 .net "ALUCtrl", 4 0, v0x555556738270_0;  alias, 1 drivers
v0x555556700220_0 .var "BranchALUOutput", 0 0;
v0x5555566fd880_0 .net "a", 31 0, L_0x5555567594c0;  alias, 1 drivers
v0x5555567275e0_0 .net "b", 31 0, L_0x555556759d20;  alias, 1 drivers
E_0x5555565d36b0 .event anyedge, v0x555556702bc0_0, v0x5555566fd880_0, v0x5555567275e0_0;
S_0x555556709440 .scope begin, "AluOperation" "AluOperation" 5 9, 5 9 0, S_0x555556709c00;
 .timescale -9 -9;
S_0x555556709820 .scope module, "DataMemoryPPC" "DataMemory" 3 419, 6 2 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 4 "MemoryByteSel";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x55555671a570 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x55555671a5b0 .param/l "BYTE_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
L_0x55555675d4a0 .functor AND 1, v0x55555672c420_0, L_0x55555675d3d0, C4<1>, C4<1>;
L_0x55555675d700 .functor AND 1, v0x55555672c360_0, L_0x55555675d5d0, C4<1>, C4<1>;
L_0x55555675d940 .functor AND 1, v0x55555672c420_0, L_0x55555675d840, C4<1>, C4<1>;
L_0x55555675da80 .functor AND 1, v0x55555672c360_0, L_0x55555675d9e0, C4<1>, C4<1>;
L_0x55555675dd60 .functor AND 1, v0x55555672c420_0, L_0x55555675dcc0, C4<1>, C4<1>;
L_0x55555675def0 .functor AND 1, v0x55555672c360_0, L_0x55555675de00, C4<1>, C4<1>;
L_0x55555675e1c0 .functor AND 1, v0x55555672c420_0, L_0x55555675e0c0, C4<1>, C4<1>;
L_0x55555675e300 .functor AND 1, v0x55555672c360_0, L_0x55555675e260, C4<1>, C4<1>;
v0x55555672a560_0 .net "MemoryByteSel", 3 0, v0x55555673b600_0;  alias, 1 drivers
v0x55555672a660_0 .net *"_ivl_1", 0 0, L_0x55555675d3d0;  1 drivers
v0x55555672a740_0 .net *"_ivl_13", 0 0, L_0x55555675d840;  1 drivers
v0x55555672a800_0 .net *"_ivl_17", 0 0, L_0x55555675d9e0;  1 drivers
v0x55555672a8e0_0 .net *"_ivl_25", 0 0, L_0x55555675dcc0;  1 drivers
v0x55555672a9c0_0 .net *"_ivl_29", 0 0, L_0x55555675de00;  1 drivers
v0x55555672aaa0_0 .net *"_ivl_37", 0 0, L_0x55555675e0c0;  1 drivers
v0x55555672ab80_0 .net *"_ivl_41", 0 0, L_0x55555675e260;  1 drivers
v0x55555672ac60_0 .net *"_ivl_5", 0 0, L_0x55555675d5d0;  1 drivers
v0x55555672add0_0 .net "addr", 7 0, L_0x55555675e7f0;  1 drivers
v0x55555672ae90_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x55555672af30_0 .net "data_in", 31 0, v0x55555673b2c0_0;  alias, 1 drivers
v0x55555672b010_0 .net "data_out", 31 0, L_0x55555675e660;  alias, 1 drivers
v0x55555672b0f0_0 .net "re", 0 0, v0x55555672c360_0;  alias, 1 drivers
v0x55555672b1b0_0 .net "we", 0 0, v0x55555672c420_0;  alias, 1 drivers
L_0x55555675d3d0 .part v0x55555673b600_0, 0, 1;
L_0x55555675d5d0 .part v0x55555673b600_0, 0, 1;
L_0x55555675d7a0 .part v0x55555673b2c0_0, 0, 8;
L_0x55555675d840 .part v0x55555673b600_0, 1, 1;
L_0x55555675d9e0 .part v0x55555673b600_0, 1, 1;
L_0x55555675db50 .part v0x55555673b2c0_0, 8, 8;
L_0x55555675dcc0 .part v0x55555673b600_0, 2, 1;
L_0x55555675de00 .part v0x55555673b600_0, 2, 1;
L_0x55555675e020 .part v0x55555673b2c0_0, 16, 8;
L_0x55555675e0c0 .part v0x55555673b600_0, 3, 1;
L_0x55555675e260 .part v0x55555673b600_0, 3, 1;
L_0x55555675e550 .part v0x55555673b2c0_0, 24, 8;
L_0x55555675e660 .concat8 [ 8 8 8 8], v0x555556727ba0_0, v0x555556728690_0, v0x555556729280_0, v0x555556729e50_0;
S_0x5555566b7fc0 .scope module, "ram0" "bram" 6 15, 7 1 0, S_0x555556709820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "W_ADDR";
    .port_info 2 /INPUT 8 "R_ADDR";
    .port_info 3 /INPUT 1 "WRITE_EN";
    .port_info 4 /INPUT 1 "READ_EN";
    .port_info 5 /INPUT 8 "DIN";
    .port_info 6 /OUTPUT 8 "DOUT";
v0x5555567279e0_0 .net "CLK", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x555556727ac0_0 .net "DIN", 7 0, L_0x55555675d7a0;  1 drivers
v0x555556727ba0_0 .var "DOUT", 7 0;
v0x555556727c90_0 .net "READ_EN", 0 0, L_0x55555675d700;  1 drivers
v0x555556727d50_0 .net "R_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x555556727e80_0 .net "WRITE_EN", 0 0, L_0x55555675d4a0;  1 drivers
v0x555556727f40_0 .net "W_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x555556728000_0 .var/i "idx", 31 0;
v0x5555567280c0 .array "mem", 255 0, 7 0;
E_0x555556727960 .event posedge, v0x5555567279e0_0;
S_0x5555567282a0 .scope module, "ram1" "bram" 6 24, 7 1 0, S_0x555556709820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "W_ADDR";
    .port_info 2 /INPUT 8 "R_ADDR";
    .port_info 3 /INPUT 1 "WRITE_EN";
    .port_info 4 /INPUT 1 "READ_EN";
    .port_info 5 /INPUT 8 "DIN";
    .port_info 6 /OUTPUT 8 "DOUT";
v0x555556728500_0 .net "CLK", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x5555567285d0_0 .net "DIN", 7 0, L_0x55555675db50;  1 drivers
v0x555556728690_0 .var "DOUT", 7 0;
v0x555556728780_0 .net "READ_EN", 0 0, L_0x55555675da80;  1 drivers
v0x555556728840_0 .net "R_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x5555567289a0_0 .net "WRITE_EN", 0 0, L_0x55555675d940;  1 drivers
v0x555556728a60_0 .net "W_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x555556728b20_0 .var/i "idx", 31 0;
v0x555556728c00 .array "mem", 255 0, 7 0;
S_0x555556728e70 .scope module, "ram2" "bram" 6 33, 7 1 0, S_0x555556709820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "W_ADDR";
    .port_info 2 /INPUT 8 "R_ADDR";
    .port_info 3 /INPUT 1 "WRITE_EN";
    .port_info 4 /INPUT 1 "READ_EN";
    .port_info 5 /INPUT 8 "DIN";
    .port_info 6 /OUTPUT 8 "DOUT";
v0x5555567290b0_0 .net "CLK", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x5555567291a0_0 .net "DIN", 7 0, L_0x55555675e020;  1 drivers
v0x555556729280_0 .var "DOUT", 7 0;
v0x555556729340_0 .net "READ_EN", 0 0, L_0x55555675def0;  1 drivers
v0x555556729400_0 .net "R_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x5555567295a0_0 .net "WRITE_EN", 0 0, L_0x55555675dd60;  1 drivers
v0x555556729660_0 .net "W_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x555556729720_0 .var/i "idx", 31 0;
v0x555556729800 .array "mem", 255 0, 7 0;
S_0x555556729a70 .scope module, "ram3" "bram" 6 42, 7 1 0, S_0x555556709820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "W_ADDR";
    .port_info 2 /INPUT 8 "R_ADDR";
    .port_info 3 /INPUT 1 "WRITE_EN";
    .port_info 4 /INPUT 1 "READ_EN";
    .port_info 5 /INPUT 8 "DIN";
    .port_info 6 /OUTPUT 8 "DOUT";
v0x555556729cb0_0 .net "CLK", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x555556729d70_0 .net "DIN", 7 0, L_0x55555675e550;  1 drivers
v0x555556729e50_0 .var "DOUT", 7 0;
v0x555556729f10_0 .net "READ_EN", 0 0, L_0x55555675e300;  1 drivers
v0x555556729fd0_0 .net "R_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x55555672a090_0 .net "WRITE_EN", 0 0, L_0x55555675e1c0;  1 drivers
v0x55555672a150_0 .net "W_ADDR", 7 0, L_0x55555675e7f0;  alias, 1 drivers
v0x55555672a210_0 .var/i "idx", 31 0;
v0x55555672a2f0 .array "mem", 255 0, 7 0;
S_0x55555672b350 .scope module, "EXMEMRegsPPC" "EXMEMRegs" 3 371, 8 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "writePC";
    .port_info 4 /INPUT 32 "writeALUOutput";
    .port_info 5 /INPUT 32 "writeReadData2Forw";
    .port_info 6 /INPUT 5 "writeRd";
    .port_info 7 /INPUT 1 "writeRegWrite";
    .port_info 8 /INPUT 2 "writeWriteDataSrc";
    .port_info 9 /INPUT 3 "writeStoreLoadSel";
    .port_info 10 /INPUT 1 "writeMemWrite";
    .port_info 11 /INPUT 1 "writeMemRead";
    .port_info 12 /OUTPUT 32 "readPC";
    .port_info 13 /OUTPUT 32 "readALUOutput";
    .port_info 14 /OUTPUT 32 "readReadData2Forw";
    .port_info 15 /OUTPUT 5 "readRd";
    .port_info 16 /OUTPUT 1 "readRegWrite";
    .port_info 17 /OUTPUT 2 "readWriteDataSrc";
    .port_info 18 /OUTPUT 3 "readStoreLoadSel";
    .port_info 19 /OUTPUT 1 "readMemWrite";
    .port_info 20 /OUTPUT 1 "readMemRead";
L_0x55555675ca70 .functor BUFZ 32, v0x55555672c4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555675cb50 .functor BUFZ 32, v0x55555672c6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555675cbc0 .functor BUFZ 5, v0x55555672c5c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555675cc30 .functor BUFZ 1, v0x55555672c780_0, C4<0>, C4<0>, C4<0>;
L_0x55555675cca0 .functor BUFZ 2, v0x55555672c920_0, C4<00>, C4<00>, C4<00>;
v0x55555672b940_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
L_0x7f7ab450d408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555672ba00_0 .net "en", 0 0, L_0x7f7ab450d408;  1 drivers
v0x55555672bac0_0 .net "readALUOutput", 31 0, v0x55555672c280_0;  alias, 1 drivers
v0x55555672bb80_0 .net "readMemRead", 0 0, v0x55555672c360_0;  alias, 1 drivers
v0x55555672bc20_0 .net "readMemWrite", 0 0, v0x55555672c420_0;  alias, 1 drivers
v0x55555672bd10_0 .net "readPC", 31 0, L_0x55555675ca70;  alias, 1 drivers
v0x55555672bdb0_0 .net "readRd", 4 0, L_0x55555675cbc0;  alias, 1 drivers
v0x55555672be90_0 .net "readReadData2Forw", 31 0, L_0x55555675cb50;  alias, 1 drivers
v0x55555672bf70_0 .net "readRegWrite", 0 0, L_0x55555675cc30;  alias, 1 drivers
v0x55555672c0c0_0 .net "readStoreLoadSel", 2 0, v0x55555672c840_0;  alias, 1 drivers
v0x55555672c1a0_0 .net "readWriteDataSrc", 1 0, L_0x55555675cca0;  alias, 1 drivers
v0x55555672c280_0 .var "regALUOutput", 31 0;
v0x55555672c360_0 .var "regMemRead", 0 0;
v0x55555672c420_0 .var "regMemWrite", 0 0;
v0x55555672c4e0_0 .var "regPC", 31 0;
v0x55555672c5c0_0 .var "regRd", 4 0;
v0x55555672c6a0_0 .var "regReadData2Forw", 31 0;
v0x55555672c780_0 .var "regRegWrite", 0 0;
v0x55555672c840_0 .var "regStoreLoadSel", 2 0;
v0x55555672c920_0 .var "regWriteDataSrc", 1 0;
v0x55555672ca00_0 .net "rst", 0 0, v0x555556747110_0;  alias, 1 drivers
v0x55555672cac0_0 .net "writeALUOutput", 31 0, v0x5555566bf9c0_0;  alias, 1 drivers
v0x55555672cbb0_0 .net "writeMemRead", 0 0, L_0x55555675a780;  alias, 1 drivers
v0x55555672cc50_0 .net "writeMemWrite", 0 0, L_0x55555675a710;  alias, 1 drivers
v0x55555672cd10_0 .net "writePC", 31 0, v0x555556731f90_0;  alias, 1 drivers
v0x55555672cdf0_0 .net "writeRd", 4 0, L_0x55555675a3a0;  alias, 1 drivers
v0x55555672ced0_0 .net "writeReadData2Forw", 31 0, L_0x55555675c680;  alias, 1 drivers
v0x55555672cfb0_0 .net "writeRegWrite", 0 0, L_0x55555675a4a0;  alias, 1 drivers
v0x55555672d070_0 .net "writeStoreLoadSel", 2 0, L_0x55555675a650;  alias, 1 drivers
v0x55555672d150_0 .net "writeWriteDataSrc", 1 0, L_0x55555675a5e0;  alias, 1 drivers
S_0x55555672b790 .scope begin, "WriteRegs" "WriteRegs" 8 58, 8 58 0, S_0x55555672b350;
 .timescale -9 -9;
S_0x55555672d580 .scope module, "ForwardingToALUPPC" "Forwarding" 3 355, 9 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "Rs1";
    .port_info 1 /INPUT 5 "Rs2";
    .port_info 2 /INPUT 5 "MEMRd";
    .port_info 3 /INPUT 5 "WBRd";
    .port_info 4 /INPUT 1 "RegWriteMEM";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x55555672dae0_0 .var "ForwardA", 1 0;
v0x55555672dbe0_0 .var "ForwardB", 1 0;
v0x55555672dcc0_0 .net "MEMRd", 4 0, L_0x55555675cbc0;  alias, 1 drivers
v0x55555672dd90_0 .net "RegWrite", 0 0, L_0x55555675f0f0;  alias, 1 drivers
v0x55555672de30_0 .net "RegWriteMEM", 0 0, L_0x55555675cc30;  alias, 1 drivers
v0x55555672df20_0 .net "Rs1", 4 0, L_0x55555675aaa0;  alias, 1 drivers
v0x55555672dfe0_0 .net "Rs2", 4 0, L_0x55555675a9c0;  alias, 1 drivers
v0x55555672e0c0_0 .net "WBRd", 4 0, L_0x55555675f020;  alias, 1 drivers
E_0x55555671f710/0 .event anyedge, v0x55555672bf70_0, v0x55555672bdb0_0, v0x55555672df20_0, v0x55555672dd90_0;
E_0x55555671f710/1 .event anyedge, v0x55555672e0c0_0, v0x55555672dfe0_0;
E_0x55555671f710 .event/or E_0x55555671f710/0, E_0x55555671f710/1;
S_0x55555672d8e0 .scope begin, "ForwardingComb" "ForwardingComb" 9 11, 9 11 0, S_0x55555672d580;
 .timescale -9 -9;
S_0x55555672e2f0 .scope module, "ForwardingToBranchALUPPC" "Forwarding" 3 281, 9 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "Rs1";
    .port_info 1 /INPUT 5 "Rs2";
    .port_info 2 /INPUT 5 "MEMRd";
    .port_info 3 /INPUT 5 "WBRd";
    .port_info 4 /INPUT 1 "RegWriteMEM";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x55555672e840_0 .var "ForwardA", 1 0;
v0x55555672e940_0 .var "ForwardB", 1 0;
v0x55555672ea20_0 .net "MEMRd", 4 0, L_0x55555675cbc0;  alias, 1 drivers
v0x55555672eb40_0 .net "RegWrite", 0 0, L_0x55555675f0f0;  alias, 1 drivers
v0x55555672ebe0_0 .net "RegWriteMEM", 0 0, L_0x55555675cc30;  alias, 1 drivers
v0x55555672ed20_0 .net "Rs1", 4 0, L_0x555556757ce0;  alias, 1 drivers
v0x55555672ede0_0 .net "Rs2", 4 0, L_0x555556757e60;  alias, 1 drivers
v0x55555672eec0_0 .net "WBRd", 4 0, L_0x55555675f020;  alias, 1 drivers
E_0x55555672e5a0/0 .event anyedge, v0x55555672bf70_0, v0x55555672bdb0_0, v0x55555672ed20_0, v0x55555672dd90_0;
E_0x55555672e5a0/1 .event anyedge, v0x55555672e0c0_0, v0x55555672ede0_0;
E_0x55555672e5a0 .event/or E_0x55555672e5a0/0, E_0x55555672e5a0/1;
S_0x55555672e640 .scope begin, "ForwardingComb" "ForwardingComb" 9 11, 9 11 0, S_0x55555672e2f0;
 .timescale -9 -9;
S_0x55555672f0b0 .scope module, "HazardDetectionPPC" "HazardDetection" 3 266, 10 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 1 "MemReadEX";
    .port_info 2 /INPUT 1 "RegWriteEX";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 5 "EXRd";
    .port_info 5 /INPUT 5 "MEMRd";
    .port_info 6 /INPUT 1 "DoBranch";
    .port_info 7 /INPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 1 "PCWrite";
    .port_info 9 /OUTPUT 1 "IFIDWrite";
    .port_info 10 /OUTPUT 1 "Stall";
    .port_info 11 /OUTPUT 1 "IFIDFlush";
v0x55555672f880_0 .net "DoBranch", 0 0, v0x555556738460_0;  alias, 1 drivers
v0x55555672f940_0 .net "EXRd", 4 0, L_0x55555675a3a0;  alias, 1 drivers
v0x55555672fa00_0 .var "IFIDFlush", 0 0;
v0x55555672fad0_0 .var "IFIDWrite", 0 0;
v0x55555672fb70_0 .net "Instruction", 31 0, v0x5555567341f0_0;  alias, 1 drivers
v0x55555672fca0_0 .net "MEMRd", 4 0, L_0x55555675cbc0;  alias, 1 drivers
v0x55555672fd60_0 .net "MemRead", 0 0, v0x55555672c360_0;  alias, 1 drivers
v0x55555672fe50_0 .net "MemReadEX", 0 0, L_0x55555675a780;  alias, 1 drivers
v0x55555672fef0_0 .net "PCSrc", 0 0, L_0x5555566fd760;  alias, 1 drivers
v0x55555672ff90_0 .var "PCWrite", 0 0;
v0x555556730050_0 .net "RegWriteEX", 0 0, L_0x55555675a4a0;  alias, 1 drivers
v0x5555567300f0_0 .net "Rs1", 4 0, L_0x555556758d60;  1 drivers
v0x5555567301b0_0 .net "Rs2", 4 0, L_0x555556758e00;  1 drivers
v0x555556730290_0 .var "Stall", 0 0;
E_0x55555672f370 .event anyedge, v0x55555672fef0_0;
E_0x55555672f3f0/0 .event anyedge, v0x55555672cbb0_0, v0x55555672cdf0_0, v0x5555567300f0_0, v0x5555567301b0_0;
E_0x55555672f3f0/1 .event anyedge, v0x55555672f880_0, v0x55555672cfb0_0, v0x55555672b0f0_0, v0x55555672bdb0_0;
E_0x55555672f3f0 .event/or E_0x55555672f3f0/0, E_0x55555672f3f0/1;
L_0x555556758d60 .part v0x5555567341f0_0, 15, 5;
L_0x555556758e00 .part v0x5555567341f0_0, 20, 5;
S_0x55555672f480 .scope begin, "FlusingUnit" "FlusingUnit" 10 42, 10 42 0, S_0x55555672f0b0;
 .timescale -9 -9;
S_0x55555672f680 .scope begin, "StallingUnit" "StallingUnit" 10 22, 10 22 0, S_0x55555672f0b0;
 .timescale -9 -9;
S_0x5555567304d0 .scope module, "IDEXRegsPPC" "IDEXRegs" 3 303, 11 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "writePC";
    .port_info 4 /INPUT 32 "writeReadData1";
    .port_info 5 /INPUT 32 "writeReadData2";
    .port_info 6 /INPUT 32 "writeImmediate";
    .port_info 7 /INPUT 5 "writeRs1";
    .port_info 8 /INPUT 5 "writeRs2";
    .port_info 9 /INPUT 5 "writeRd";
    .port_info 10 /INPUT 1 "writeRegWrite";
    .port_info 11 /INPUT 2 "writeWriteDataSrc";
    .port_info 12 /INPUT 3 "writeStoreLoadSel";
    .port_info 13 /INPUT 1 "writeMemWrite";
    .port_info 14 /INPUT 1 "writeMemRead";
    .port_info 15 /INPUT 1 "writeALUSrc";
    .port_info 16 /INPUT 2 "writeLuiAuipcSel";
    .port_info 17 /INPUT 5 "writeALUCtrl";
    .port_info 18 /OUTPUT 32 "readPC";
    .port_info 19 /OUTPUT 32 "readReadData1";
    .port_info 20 /OUTPUT 32 "readReadData2";
    .port_info 21 /OUTPUT 32 "readImmediate";
    .port_info 22 /OUTPUT 5 "readRs1";
    .port_info 23 /OUTPUT 5 "readRs2";
    .port_info 24 /OUTPUT 5 "readRd";
    .port_info 25 /OUTPUT 1 "readRegWrite";
    .port_info 26 /OUTPUT 2 "readWriteDataSrc";
    .port_info 27 /OUTPUT 3 "readStoreLoadSel";
    .port_info 28 /OUTPUT 1 "readMemWrite";
    .port_info 29 /OUTPUT 1 "readMemRead";
    .port_info 30 /OUTPUT 1 "readALUSrc";
    .port_info 31 /OUTPUT 2 "readLuiAuipcSel";
    .port_info 32 /OUTPUT 5 "readALUCtrl";
L_0x55555675a3a0 .functor BUFZ 5, v0x555556732070_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555675a4a0 .functor BUFZ 1, v0x555556732310_0, C4<0>, C4<0>, C4<0>;
L_0x55555675a5e0 .functor BUFZ 2, v0x555556732670_0, C4<00>, C4<00>, C4<00>;
L_0x55555675a650 .functor BUFZ 3, v0x555556732590_0, C4<000>, C4<000>, C4<000>;
L_0x55555675a710 .functor BUFZ 1, v0x555556731ed0_0, C4<0>, C4<0>, C4<0>;
L_0x55555675a780 .functor BUFZ 1, v0x555556731e10_0, C4<0>, C4<0>, C4<0>;
L_0x55555675aa30 .functor BUFZ 5, v0x555556731ad0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555675aaa0 .functor BUFZ 5, v0x5555567323d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555675a9c0 .functor BUFZ 5, v0x5555567324b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x555556730b80_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
L_0x7f7ab450d2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556730c40_0 .net "en", 0 0, L_0x7f7ab450d2a0;  1 drivers
v0x555556730d00_0 .net "readALUCtrl", 4 0, L_0x55555675aa30;  alias, 1 drivers
v0x555556730e00_0 .net "readALUSrc", 0 0, v0x555556731b90_0;  alias, 1 drivers
v0x555556730ea0_0 .net "readImmediate", 31 0, v0x555556731c50_0;  alias, 1 drivers
v0x555556730fd0_0 .net "readLuiAuipcSel", 1 0, v0x555556731d30_0;  alias, 1 drivers
v0x5555567310b0_0 .net "readMemRead", 0 0, L_0x55555675a780;  alias, 1 drivers
v0x5555567311a0_0 .net "readMemWrite", 0 0, L_0x55555675a710;  alias, 1 drivers
v0x555556731240_0 .net "readPC", 31 0, v0x555556731f90_0;  alias, 1 drivers
v0x555556731370_0 .net "readRd", 4 0, L_0x55555675a3a0;  alias, 1 drivers
v0x555556731410_0 .net "readReadData1", 31 0, v0x555556732150_0;  alias, 1 drivers
v0x5555567314f0_0 .net "readReadData2", 31 0, v0x555556732230_0;  alias, 1 drivers
v0x5555567315d0_0 .net "readRegWrite", 0 0, L_0x55555675a4a0;  alias, 1 drivers
v0x5555567316c0_0 .net "readRs1", 4 0, L_0x55555675aaa0;  alias, 1 drivers
v0x555556731780_0 .net "readRs2", 4 0, L_0x55555675a9c0;  alias, 1 drivers
v0x555556731820_0 .net "readStoreLoadSel", 2 0, L_0x55555675a650;  alias, 1 drivers
v0x5555567318f0_0 .net "readWriteDataSrc", 1 0, L_0x55555675a5e0;  alias, 1 drivers
v0x555556731ad0_0 .var "regALUCtrl", 4 0;
v0x555556731b90_0 .var "regALUSrc", 0 0;
v0x555556731c50_0 .var "regImmediate", 31 0;
v0x555556731d30_0 .var "regLuiAuipcSel", 1 0;
v0x555556731e10_0 .var "regMemRead", 0 0;
v0x555556731ed0_0 .var "regMemWrite", 0 0;
v0x555556731f90_0 .var "regPC", 31 0;
v0x555556732070_0 .var "regRd", 4 0;
v0x555556732150_0 .var "regReadData1", 31 0;
v0x555556732230_0 .var "regReadData2", 31 0;
v0x555556732310_0 .var "regRegWrite", 0 0;
v0x5555567323d0_0 .var "regRs1", 4 0;
v0x5555567324b0_0 .var "regRs2", 4 0;
v0x555556732590_0 .var "regStoreLoadSel", 2 0;
v0x555556732670_0 .var "regWriteDataSrc", 1 0;
v0x555556732750_0 .net "rst", 0 0, v0x555556747110_0;  alias, 1 drivers
v0x555556732a30_0 .net "writeALUCtrl", 4 0, v0x555556738270_0;  alias, 1 drivers
v0x555556732b00_0 .net "writeALUSrc", 0 0, v0x5555567383a0_0;  alias, 1 drivers
v0x555556732ba0_0 .net "writeImmediate", 31 0, v0x555556734e00_0;  alias, 1 drivers
v0x555556732c80_0 .net "writeLuiAuipcSel", 1 0, v0x555556738790_0;  alias, 1 drivers
v0x555556732d60_0 .net "writeMemRead", 0 0, v0x555556738850_0;  alias, 1 drivers
v0x555556732e20_0 .net "writeMemWrite", 0 0, L_0x5555567583b0;  alias, 1 drivers
v0x555556732ee0_0 .net "writePC", 31 0, v0x5555567342e0_0;  alias, 1 drivers
v0x555556732fc0_0 .net "writeRd", 4 0, L_0x555556757f90;  alias, 1 drivers
v0x5555567330a0_0 .net "writeReadData1", 31 0, L_0x555556758450;  alias, 1 drivers
v0x555556733180_0 .net "writeReadData2", 31 0, L_0x555556758780;  alias, 1 drivers
v0x555556733260_0 .net "writeRegWrite", 0 0, L_0x555556758270;  alias, 1 drivers
v0x555556733320_0 .net "writeRs1", 4 0, L_0x555556757ce0;  alias, 1 drivers
v0x555556733410_0 .net "writeRs2", 4 0, L_0x555556757e60;  alias, 1 drivers
v0x5555567334e0_0 .net "writeStoreLoadSel", 2 0, v0x555556738c90_0;  alias, 1 drivers
v0x5555567335a0_0 .net "writeWriteDataSrc", 1 0, v0x555556738d80_0;  alias, 1 drivers
S_0x555556730980 .scope begin, "WriteRegs" "WriteRegs" 11 74, 11 74 0, S_0x5555567304d0;
 .timescale -9 -9;
S_0x555556733aa0 .scope module, "IFIDRegsPPC" "IFIDRegs" 3 213, 12 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "writePC";
    .port_info 4 /INPUT 32 "writeInstruction";
    .port_info 5 /OUTPUT 32 "readPC";
    .port_info 6 /OUTPUT 32 "readInstruction";
v0x555556733e70_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x555556733f30_0 .net "en", 0 0, v0x55555672fad0_0;  alias, 1 drivers
v0x555556734020_0 .net "readInstruction", 31 0, v0x5555567341f0_0;  alias, 1 drivers
v0x555556734120_0 .net "readPC", 31 0, v0x5555567342e0_0;  alias, 1 drivers
v0x5555567341f0_0 .var "regInstruction", 31 0;
v0x5555567342e0_0 .var "regPC", 31 0;
v0x5555567343a0_0 .net "rst", 0 0, L_0x5555566176b0;  alias, 1 drivers
v0x555556734460_0 .net "writeInstruction", 31 0, v0x55555673be60_0;  alias, 1 drivers
v0x555556734540_0 .net "writePC", 31 0, v0x55555673eef0_0;  alias, 1 drivers
S_0x555556733cc0 .scope begin, "WriteRegs" "WriteRegs" 12 14, 12 14 0, S_0x555556733aa0;
 .timescale -9 -9;
S_0x5555567347d0 .scope module, "ImmGenPPC" "ImmGen" 3 261, 13 2 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 32 "Immediate";
v0x555556734c20_0 .var "Bimm", 31 0;
v0x555556734d20_0 .var "Iimm", 31 0;
v0x555556734e00_0 .var "Immediate", 31 0;
v0x555556734ed0_0 .net "Instruction", 31 0, v0x5555567341f0_0;  alias, 1 drivers
v0x555556734fc0_0 .var "Jimm", 31 0;
v0x5555567350f0_0 .var "Opcode", 6 2;
v0x5555567351d0_0 .var "Simm", 31 0;
v0x5555567352b0_0 .var "Uimm", 31 0;
E_0x555556734980/0 .event anyedge, v0x55555672fb70_0, v0x5555567350f0_0, v0x5555567351d0_0, v0x555556734c20_0;
E_0x555556734980/1 .event anyedge, v0x5555567352b0_0, v0x555556734fc0_0, v0x555556734d20_0;
E_0x555556734980 .event/or E_0x555556734980/0, E_0x555556734980/1;
S_0x555556734a20 .scope begin, "FormatSelect" "FormatSelect" 13 21, 13 21 0, S_0x5555567347d0;
 .timescale -9 -9;
S_0x5555567353f0 .scope module, "LoadLogicPPC" "LoadLogic" 3 429, 14 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data";
    .port_info 1 /INPUT 2 "ALUOutput";
    .port_info 2 /INPUT 2 "DataType";
    .port_info 3 /INPUT 1 "Unsigned";
    .port_info 4 /OUTPUT 32 "FixedData";
v0x555556735680_0 .net "ALUOutput", 1 0, L_0x55555675ea20;  1 drivers
v0x555556735780_0 .var "Byte", 7 0;
v0x555556735860_0 .var "Byte0", 7 0;
v0x555556735920_0 .var "Byte1", 7 0;
v0x555556735a00_0 .var "Byte2", 7 0;
v0x555556735b30_0 .var "Byte3", 7 0;
v0x555556735c10_0 .net "Data", 31 0, L_0x55555675e660;  alias, 1 drivers
v0x555556735cd0_0 .net "DataType", 1 0, L_0x55555675eaf0;  1 drivers
v0x555556735d90_0 .var "FixedData", 31 0;
v0x555556735f00_0 .var "Half", 15 0;
v0x555556735fe0_0 .var "Half0", 15 0;
v0x5555567360c0_0 .var "Half1", 15 0;
v0x5555567361a0_0 .net "Unsigned", 0 0, L_0x55555675ed60;  1 drivers
v0x555556736260_0 .var "Word", 31 0;
E_0x5555567355d0/0 .event anyedge, v0x55555672b010_0, v0x555556735cd0_0, v0x555556735680_0, v0x555556735860_0;
E_0x5555567355d0/1 .event anyedge, v0x555556735920_0, v0x555556735a00_0, v0x555556735b30_0, v0x5555567361a0_0;
E_0x5555567355d0/2 .event anyedge, v0x555556735780_0, v0x555556735fe0_0, v0x5555567360c0_0, v0x555556735f00_0;
E_0x5555567355d0/3 .event anyedge, v0x555556736260_0;
E_0x5555567355d0 .event/or E_0x5555567355d0/0, E_0x5555567355d0/1, E_0x5555567355d0/2, E_0x5555567355d0/3;
S_0x555556736410 .scope module, "MEMWBRegsPPC" "MEMWBRegs" 3 437, 15 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "writePC";
    .port_info 4 /INPUT 32 "writeALUOutput";
    .port_info 5 /INPUT 32 "writeDataOutput";
    .port_info 6 /INPUT 5 "writeRd";
    .port_info 7 /INPUT 1 "writeRegWrite";
    .port_info 8 /INPUT 2 "writeWriteDataSrc";
    .port_info 9 /OUTPUT 32 "readPC";
    .port_info 10 /OUTPUT 32 "readALUOutput";
    .port_info 11 /OUTPUT 32 "readDataOutput";
    .port_info 12 /OUTPUT 5 "readRd";
    .port_info 13 /OUTPUT 1 "readRegWrite";
    .port_info 14 /OUTPUT 2 "readWriteDataSrc";
L_0x55555675f020 .functor BUFZ 5, v0x5555567372e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555675f0f0 .functor BUFZ 1, v0x5555567373c0_0, C4<0>, C4<0>, C4<0>;
v0x555556736910_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
L_0x7f7ab450d450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555567369d0_0 .net "en", 0 0, L_0x7f7ab450d450;  1 drivers
v0x555556736a90_0 .net "readALUOutput", 31 0, v0x555556737040_0;  alias, 1 drivers
v0x555556736b50_0 .net "readDataOutput", 31 0, v0x555556737120_0;  alias, 1 drivers
v0x555556736c30_0 .net "readPC", 31 0, v0x555556737200_0;  alias, 1 drivers
v0x555556736d60_0 .net "readRd", 4 0, L_0x55555675f020;  alias, 1 drivers
v0x555556736e70_0 .net "readRegWrite", 0 0, L_0x55555675f0f0;  alias, 1 drivers
v0x555556736f60_0 .net "readWriteDataSrc", 1 0, v0x555556737480_0;  alias, 1 drivers
v0x555556737040_0 .var "regALUOutput", 31 0;
v0x555556737120_0 .var "regDataOutput", 31 0;
v0x555556737200_0 .var "regPC", 31 0;
v0x5555567372e0_0 .var "regRd", 4 0;
v0x5555567373c0_0 .var "regRegWrite", 0 0;
v0x555556737480_0 .var "regWriteDataSrc", 1 0;
v0x555556737560_0 .net "rst", 0 0, v0x555556747110_0;  alias, 1 drivers
v0x555556737600_0 .net "writeALUOutput", 31 0, v0x55555672c280_0;  alias, 1 drivers
v0x5555567376c0_0 .net "writeDataOutput", 31 0, v0x555556735d90_0;  alias, 1 drivers
v0x555556737870_0 .net "writePC", 31 0, L_0x55555675ca70;  alias, 1 drivers
v0x555556737910_0 .net "writeRd", 4 0, L_0x55555675cbc0;  alias, 1 drivers
v0x5555567379b0_0 .net "writeRegWrite", 0 0, L_0x55555675cc30;  alias, 1 drivers
v0x555556737a50_0 .net "writeWriteDataSrc", 1 0, L_0x55555675cca0;  alias, 1 drivers
S_0x555556736710 .scope begin, "WriteRegs" "WriteRegs" 15 46, 15 46 0, S_0x555556736410;
 .timescale -9 -9;
S_0x555556737d50 .scope module, "MainControlPPC" "MainControl" 3 231, 16 3 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "WriteDataSrc";
    .port_info 3 /OUTPUT 3 "StoreLoadSel";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "PCJumpSrc";
    .port_info 8 /OUTPUT 2 "LuiAuipcSel";
    .port_info 9 /OUTPUT 1 "DoBranch";
    .port_info 10 /OUTPUT 5 "ALUCtrl";
v0x555556738270_0 .var "ALUCtrl", 4 0;
v0x5555567383a0_0 .var "ALUSrc", 0 0;
v0x555556738460_0 .var "DoBranch", 0 0;
v0x555556738560_0 .net "Func3", 2 0, L_0x5555567581d0;  1 drivers
v0x555556738600_0 .net "Func7", 0 0, L_0x555556758130;  1 drivers
v0x5555567386f0_0 .net "Instruction", 31 0, v0x5555567341f0_0;  alias, 1 drivers
v0x555556738790_0 .var "LuiAuipcSel", 1 0;
v0x555556738850_0 .var "MemRead", 0 0;
v0x555556738920_0 .var "MemWrite", 0 0;
v0x555556738a50_0 .net "Opcode", 6 0, L_0x555556758090;  1 drivers
v0x555556738b10_0 .var "PCJumpSrc", 0 0;
v0x555556738bd0_0 .var "RegWrite", 0 0;
v0x555556738c90_0 .var "StoreLoadSel", 2 0;
v0x555556738d80_0 .var "WriteDataSrc", 1 0;
E_0x555556737ff0 .event anyedge, v0x555556738a50_0, v0x555556738560_0, v0x555556738600_0;
L_0x555556758090 .part v0x5555567341f0_0, 0, 7;
L_0x555556758130 .part v0x5555567341f0_0, 30, 1;
L_0x5555567581d0 .part v0x5555567341f0_0, 12, 3;
S_0x555556738070 .scope begin, "OpcodeDecode" "OpcodeDecode" 16 20, 16 20 0, S_0x555556737d50;
 .timescale -9 -9;
S_0x555556738ff0 .scope begin, "ProgramCounter" "ProgramCounter" 3 186, 3 186 0, S_0x5555566e0f80;
 .timescale -9 -9;
S_0x555556739180 .scope module, "RegisterFilePPC" "RegisterFile" 3 249, 17 2 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "Rd";
    .port_info 3 /INPUT 1 "WriteEn";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /INPUT 5 "Rs1";
    .port_info 6 /INPUT 5 "Rs2";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
L_0x555556758450 .functor BUFZ 32, L_0x5555567588c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556758780 .functor BUFZ 32, L_0x555556758b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556739710_0 .net "Rd", 4 0, L_0x55555675f020;  alias, 1 drivers
v0x5555567397f0_0 .net "ReadData1", 31 0, L_0x555556758450;  alias, 1 drivers
v0x5555567398e0_0 .net "ReadData2", 31 0, L_0x555556758780;  alias, 1 drivers
v0x5555567399e0_0 .net "Rs1", 4 0, L_0x555556757ce0;  alias, 1 drivers
v0x555556739ad0_0 .net "Rs2", 4 0, L_0x555556757e60;  alias, 1 drivers
v0x555556739c10_0 .net "WriteData", 31 0, L_0x55555675ff40;  alias, 1 drivers
v0x555556739cf0_0 .net "WriteEn", 0 0, L_0x55555675f0f0;  alias, 1 drivers
v0x555556739d90_0 .net *"_ivl_0", 31 0, L_0x5555567588c0;  1 drivers
v0x555556739e70_0 .net *"_ivl_10", 6 0, L_0x555556758bd0;  1 drivers
L_0x7f7ab450d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556739fe0_0 .net *"_ivl_13", 1 0, L_0x7f7ab450d1c8;  1 drivers
v0x55555673a0c0_0 .net *"_ivl_2", 6 0, L_0x555556758960;  1 drivers
L_0x7f7ab450d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555673a1a0_0 .net *"_ivl_5", 1 0, L_0x7f7ab450d180;  1 drivers
v0x55555673a280_0 .net *"_ivl_8", 31 0, L_0x555556758b30;  1 drivers
v0x55555673a360 .array "bank", 0 31, 31 0;
v0x55555673a420_0 .net "clk", 0 0, L_0x5555566f4dd0;  alias, 1 drivers
v0x55555673a4c0_0 .var/i "i", 31 0;
v0x55555673a5a0_0 .var/i "idx", 31 0;
v0x55555673a790_0 .net "rst", 0 0, v0x555556747110_0;  alias, 1 drivers
E_0x555556739490 .event negedge, v0x5555567279e0_0;
L_0x5555567588c0 .array/port v0x55555673a360, L_0x555556758960;
L_0x555556758960 .concat [ 5 2 0 0], L_0x555556757ce0, L_0x7f7ab450d180;
L_0x555556758b30 .array/port v0x55555673a360, L_0x555556758bd0;
L_0x555556758bd0 .concat [ 5 2 0 0], L_0x555556757e60, L_0x7f7ab450d1c8;
S_0x555556739510 .scope begin, "WriteBank" "WriteBank" 17 25, 17 25 0, S_0x555556739180;
 .timescale -9 -9;
S_0x55555673a950 .scope module, "StoreLogicPPC" "StoreLogic" 3 409, 18 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data";
    .port_info 1 /INPUT 2 "ALUOutput";
    .port_info 2 /INPUT 2 "DataType";
    .port_info 3 /OUTPUT 32 "FixedData";
    .port_info 4 /OUTPUT 4 "MemoryByteSel";
v0x55555673abb0_0 .net "ALUOutput", 1 0, L_0x55555675d110;  1 drivers
v0x55555673acb0_0 .var "Byte", 31 0;
v0x55555673ad90_0 .var "Byte0", 31 0;
v0x55555673ae50_0 .var "Byte1", 31 0;
v0x55555673af30_0 .var "Byte2", 31 0;
v0x55555673b060_0 .var "Byte3", 31 0;
v0x55555673b140_0 .net "Data", 31 0, L_0x55555675cb50;  alias, 1 drivers
v0x55555673b200_0 .net "DataType", 1 0, L_0x55555675d330;  1 drivers
v0x55555673b2c0_0 .var "FixedData", 31 0;
v0x55555673b380_0 .var "Half", 31 0;
v0x55555673b440_0 .var "Half0", 31 0;
v0x55555673b520_0 .var "Half1", 31 0;
v0x55555673b600_0 .var "MemoryByteSel", 3 0;
v0x55555673b6f0_0 .var "Word", 31 0;
E_0x55555673aae0/0 .event anyedge, v0x55555672be90_0, v0x55555673b200_0, v0x55555673abb0_0, v0x55555673ad90_0;
E_0x55555673aae0/1 .event anyedge, v0x55555673ae50_0, v0x55555673af30_0, v0x55555673b060_0, v0x55555673acb0_0;
E_0x55555673aae0/2 .event anyedge, v0x55555673b440_0, v0x55555673b520_0, v0x55555673b380_0, v0x55555673b6f0_0;
E_0x55555673aae0 .event/or E_0x55555673aae0/0, E_0x55555673aae0/1, E_0x55555673aae0/2;
S_0x55555673b880 .scope module, "TextMemoryPPC" "TextMemory" 3 205, 19 1 0, S_0x5555566e0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 32 "data_out";
P_0x5555567312e0 .param/l "ADDR_WIDTH" 0 19 3, +C4<00000000000000000000000000001000>;
P_0x555556731320 .param/l "DATA_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
v0x55555673bd60_0 .net "addr", 7 0, L_0x555556757880;  1 drivers
v0x55555673be60_0 .var "data_out", 31 0;
E_0x55555673bce0 .event anyedge, v0x55555673bd60_0;
    .scope S_0x55555673b880;
T_0 ;
    %wait E_0x55555673bce0;
    %load/vec4 v0x55555673bd60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.0 ;
    %pushi/vec4 268444931, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.1 ;
    %pushi/vec4 268440963, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.2 ;
    %pushi/vec4 270538115, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.3 ;
    %pushi/vec4 268436995, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.4 ;
    %pushi/vec4 269485571, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.5 ;
    %pushi/vec4 270534147, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.6 ;
    %pushi/vec4 271582723, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.7 ;
    %pushi/vec4 268457603, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.8 ;
    %pushi/vec4 270554755, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.9 ;
    %pushi/vec4 268453635, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.10 ;
    %pushi/vec4 269502211, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.11 ;
    %pushi/vec4 270550787, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.12 ;
    %pushi/vec4 271599363, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.13 ;
    %pushi/vec4 268437431, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.14 ;
    %pushi/vec4 4294412179, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.15 ;
    %pushi/vec4 15736867, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.16 ;
    %pushi/vec4 15733283, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.17 ;
    %pushi/vec4 15733411, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.18 ;
    %pushi/vec4 15733539, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.19 ;
    %pushi/vec4 15733667, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.20 ;
    %pushi/vec4 15729699, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.21 ;
    %pushi/vec4 15729827, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.22 ;
    %pushi/vec4 15729955, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.23 ;
    %pushi/vec4 15730083, 0, 32;
    %store/vec4 v0x55555673be60_0, 0, 32;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555556733aa0;
T_1 ;
    %wait E_0x555556727960;
    %fork t_1, S_0x555556733cc0;
    %jmp t_0;
    .scope S_0x555556733cc0;
t_1 ;
    %load/vec4 v0x5555567343a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555556733f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x555556734540_0;
    %assign/vec4 v0x5555567342e0_0, 0;
    %load/vec4 v0x555556734460_0;
    %assign/vec4 v0x5555567341f0_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555567342e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555567341f0_0, 0;
T_1.1 ;
    %end;
    .scope S_0x555556733aa0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556737d50;
T_2 ;
    %wait E_0x555556737ff0;
    %fork t_3, S_0x555556738070;
    %jmp t_2;
    .scope S_0x555556738070;
t_3 ;
    %load/vec4 v0x555556738a50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %load/vec4 v0x555556738560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.11 ;
    %load/vec4 v0x555556738600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %jmp T_2.20;
T_2.12 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.13 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.14 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.16 ;
    %load/vec4 v0x555556738600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %jmp T_2.26;
T_2.24 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.26;
T_2.26 ;
    %pop/vec4 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %load/vec4 v0x555556738560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %jmp T_2.35;
T_2.27 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.28 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.29 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.30 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.31 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.32 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.33 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0x555556738600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.36 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.35;
T_2.35 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %load/vec4 v0x555556738560_0;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %load/vec4 v0x555556738560_0;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %load/vec4 v0x555556738560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.39 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.40 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.41 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.42 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.43 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.44 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.46;
T_2.46 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556738bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556738d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556738c90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555567383a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738b10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555556738790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556738460_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556738270_0, 0, 5;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555556737d50;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555556739180;
T_3 ;
    %vpi_call 17 20 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673a5a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55555673a5a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 17 21 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55555673a360, v0x55555673a5a0_0 > {0 0 0};
    %load/vec4 v0x55555673a5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555673a5a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x555556739180;
T_4 ;
    %wait E_0x555556739490;
    %fork t_5, S_0x555556739510;
    %jmp t_4;
    .scope S_0x555556739510;
t_5 ;
    %load/vec4 v0x55555673a790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x555556739cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x555556739710_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x555556739c10_0;
    %load/vec4 v0x555556739710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555673a360, 0, 4;
T_4.4 ;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673a4c0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x55555673a4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55555673a4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555673a360, 0, 4;
    %load/vec4 v0x55555673a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555673a4c0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
T_4.1 ;
    %end;
    .scope S_0x555556739180;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555567347d0;
T_5 ;
    %wait E_0x555556734980;
    %fork t_7, S_0x555556734a20;
    %jmp t_6;
    .scope S_0x555556734a20;
t_7 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x5555567350f0_0, 0, 5;
    %load/vec4 v0x5555567350f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556734ed0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555567351d0_0, 0, 32;
    %load/vec4 v0x5555567351d0_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556734ed0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556734ed0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555556734c20_0, 0, 32;
    %load/vec4 v0x555556734c20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555567352b0_0, 0, 32;
    %load/vec4 v0x5555567352b0_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555567352b0_0, 0, 32;
    %load/vec4 v0x5555567352b0_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556734ed0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555556734fc0_0, 0, 32;
    %load/vec4 v0x555556734fc0_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556734d20_0, 0, 32;
    %load/vec4 v0x555556734d20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556734d20_0, 0, 32;
    %load/vec4 v0x555556734d20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556734d20_0, 0, 32;
    %load/vec4 v0x555556734d20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556734d20_0, 0, 32;
    %load/vec4 v0x555556734d20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555556734ed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556734d20_0, 0, 32;
    %load/vec4 v0x555556734d20_0;
    %store/vec4 v0x555556734e00_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5555567347d0;
t_6 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55555672f0b0;
T_6 ;
    %wait E_0x55555672f3f0;
    %fork t_9, S_0x55555672f680;
    %jmp t_8;
    .scope S_0x55555672f680;
t_9 ;
    %load/vec4 v0x55555672fe50_0;
    %load/vec4 v0x55555672f940_0;
    %load/vec4 v0x5555567300f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55555672f940_0;
    %load/vec4 v0x5555567301b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55555672f880_0;
    %load/vec4 v0x555556730050_0;
    %and;
    %load/vec4 v0x55555672f940_0;
    %load/vec4 v0x5555567300f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55555672f940_0;
    %load/vec4 v0x5555567301b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55555672f880_0;
    %load/vec4 v0x55555672fd60_0;
    %and;
    %load/vec4 v0x55555672fca0_0;
    %load/vec4 v0x5555567300f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55555672fca0_0;
    %load/vec4 v0x5555567301b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555672ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555672fad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556730290_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555672ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555672fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556730290_0, 0, 1;
T_6.1 ;
    %end;
    .scope S_0x55555672f0b0;
t_8 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55555672f0b0;
T_7 ;
    %wait E_0x55555672f370;
    %fork t_11, S_0x55555672f480;
    %jmp t_10;
    .scope S_0x55555672f480;
t_11 ;
    %load/vec4 v0x55555672fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555672fa00_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555672fa00_0, 0, 1;
T_7.1 ;
    %end;
    .scope S_0x55555672f0b0;
t_10 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55555672e2f0;
T_8 ;
    %wait E_0x55555672e5a0;
    %fork t_13, S_0x55555672e640;
    %jmp t_12;
    .scope S_0x55555672e640;
t_13 ;
    %load/vec4 v0x55555672ebe0_0;
    %load/vec4 v0x55555672ea20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672ea20_0;
    %load/vec4 v0x55555672ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672ea20_0;
    %load/vec4 v0x55555672ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555672e840_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55555672eb40_0;
    %load/vec4 v0x55555672eec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672eec0_0;
    %load/vec4 v0x55555672ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672eec0_0;
    %load/vec4 v0x55555672ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555672e840_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555672e840_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55555672ebe0_0;
    %load/vec4 v0x55555672ea20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672ea20_0;
    %load/vec4 v0x55555672ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672ea20_0;
    %load/vec4 v0x55555672ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555672e940_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55555672eb40_0;
    %load/vec4 v0x55555672eec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672eec0_0;
    %load/vec4 v0x55555672ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672eec0_0;
    %load/vec4 v0x55555672ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555672e940_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555672e940_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %end;
    .scope S_0x55555672e2f0;
t_12 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555556709c00;
T_9 ;
    %wait E_0x5555565d36b0;
    %fork t_15, S_0x555556709440;
    %jmp t_14;
    .scope S_0x555556709440;
t_15 ;
    %load/vec4 v0x555556702bc0_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x5555566fd880_0;
    %load/vec4 v0x5555567275e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5555566fd880_0;
    %load/vec4 v0x5555567275e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5555566fd880_0;
    %load/vec4 v0x5555567275e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5555567275e0_0;
    %load/vec4 v0x5555566fd880_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5555566fd880_0;
    %load/vec4 v0x5555567275e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5555567275e0_0;
    %load/vec4 v0x5555566fd880_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555556700220_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555556709c00;
t_14 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5555567304d0;
T_10 ;
    %wait E_0x555556727960;
    %fork t_17, S_0x555556730980;
    %jmp t_16;
    .scope S_0x555556730980;
t_17 ;
    %load/vec4 v0x555556732750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x555556730c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x555556732ee0_0;
    %assign/vec4 v0x555556731f90_0, 0;
    %load/vec4 v0x5555567330a0_0;
    %assign/vec4 v0x555556732150_0, 0;
    %load/vec4 v0x555556733180_0;
    %assign/vec4 v0x555556732230_0, 0;
    %load/vec4 v0x555556732ba0_0;
    %assign/vec4 v0x555556731c50_0, 0;
    %load/vec4 v0x555556732fc0_0;
    %assign/vec4 v0x555556732070_0, 0;
    %load/vec4 v0x555556733260_0;
    %assign/vec4 v0x555556732310_0, 0;
    %load/vec4 v0x5555567335a0_0;
    %assign/vec4 v0x555556732670_0, 0;
    %load/vec4 v0x5555567334e0_0;
    %assign/vec4 v0x555556732590_0, 0;
    %load/vec4 v0x555556732e20_0;
    %assign/vec4 v0x555556731ed0_0, 0;
    %load/vec4 v0x555556732d60_0;
    %assign/vec4 v0x555556731e10_0, 0;
    %load/vec4 v0x555556732b00_0;
    %assign/vec4 v0x555556731b90_0, 0;
    %load/vec4 v0x555556732c80_0;
    %assign/vec4 v0x555556731d30_0, 0;
    %load/vec4 v0x555556732a30_0;
    %assign/vec4 v0x555556731ad0_0, 0;
    %load/vec4 v0x555556733320_0;
    %assign/vec4 v0x5555567323d0_0, 0;
    %load/vec4 v0x555556733410_0;
    %assign/vec4 v0x5555567324b0_0, 0;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556731f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556732150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556732230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556731c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556732070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556732310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556732670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556732590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556731ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556731e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556731b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556731d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556731ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555567323d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555567324b0_0, 0;
T_10.1 ;
    %end;
    .scope S_0x5555567304d0;
t_16 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555566beaa0;
T_11 ;
    %wait E_0x555556622920;
    %fork t_19, S_0x5555566bedf0;
    %jmp t_18;
    .scope S_0x5555566bedf0;
t_19 ;
    %load/vec4 v0x55555670b2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %add;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %sub;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %xor;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %or;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x5555566e5f00_0;
    %load/vec4 v0x5555566f4ef0_0;
    %and;
    %store/vec4 v0x5555566bf9c0_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5555566beaa0;
t_18 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55555672d580;
T_12 ;
    %wait E_0x55555671f710;
    %fork t_21, S_0x55555672d8e0;
    %jmp t_20;
    .scope S_0x55555672d8e0;
t_21 ;
    %load/vec4 v0x55555672de30_0;
    %load/vec4 v0x55555672dcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672dcc0_0;
    %load/vec4 v0x55555672df20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672dcc0_0;
    %load/vec4 v0x55555672df20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555672dae0_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55555672dd90_0;
    %load/vec4 v0x55555672e0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672e0c0_0;
    %load/vec4 v0x55555672df20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672e0c0_0;
    %load/vec4 v0x55555672df20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555672dae0_0, 0, 2;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555672dae0_0, 0, 2;
T_12.3 ;
T_12.1 ;
    %load/vec4 v0x55555672de30_0;
    %load/vec4 v0x55555672dcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672dcc0_0;
    %load/vec4 v0x55555672dfe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672dcc0_0;
    %load/vec4 v0x55555672dfe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555672dbe0_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55555672dd90_0;
    %load/vec4 v0x55555672e0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672e0c0_0;
    %load/vec4 v0x55555672dfe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55555672e0c0_0;
    %load/vec4 v0x55555672dfe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555672dbe0_0, 0, 2;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555672dbe0_0, 0, 2;
T_12.7 ;
T_12.5 ;
    %end;
    .scope S_0x55555672d580;
t_20 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55555672b350;
T_13 ;
    %wait E_0x555556727960;
    %fork t_23, S_0x55555672b790;
    %jmp t_22;
    .scope S_0x55555672b790;
t_23 ;
    %load/vec4 v0x55555672ca00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55555672ba00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x55555672cd10_0;
    %assign/vec4 v0x55555672c4e0_0, 0;
    %load/vec4 v0x55555672cac0_0;
    %assign/vec4 v0x55555672c280_0, 0;
    %load/vec4 v0x55555672ced0_0;
    %assign/vec4 v0x55555672c6a0_0, 0;
    %load/vec4 v0x55555672cdf0_0;
    %assign/vec4 v0x55555672c5c0_0, 0;
    %load/vec4 v0x55555672cfb0_0;
    %assign/vec4 v0x55555672c780_0, 0;
    %load/vec4 v0x55555672d150_0;
    %assign/vec4 v0x55555672c920_0, 0;
    %load/vec4 v0x55555672d070_0;
    %assign/vec4 v0x55555672c840_0, 0;
    %load/vec4 v0x55555672cc50_0;
    %assign/vec4 v0x55555672c420_0, 0;
    %load/vec4 v0x55555672cbb0_0;
    %assign/vec4 v0x55555672c360_0, 0;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555672c4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555672c280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555672c6a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555672c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555672c780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555672c920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555672c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555672c420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555672c360_0, 0;
T_13.1 ;
    %end;
    .scope S_0x55555672b350;
t_22 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55555673a950;
T_14 ;
    %wait E_0x55555673aae0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555673b140_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555673ad90_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555673b140_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55555673ae50_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555673b140_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555673af30_0, 0, 32;
    %load/vec4 v0x55555673b140_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55555673b060_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555673b140_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555673b440_0, 0, 32;
    %load/vec4 v0x55555673b140_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555673b520_0, 0, 32;
    %load/vec4 v0x55555673b140_0;
    %store/vec4 v0x55555673b6f0_0, 0, 32;
    %load/vec4 v0x55555673b200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673b2c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x55555673abb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673acb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x55555673ad90_0;
    %store/vec4 v0x55555673acb0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x55555673ae50_0;
    %store/vec4 v0x55555673acb0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x55555673af30_0;
    %store/vec4 v0x55555673acb0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x55555673b060_0;
    %store/vec4 v0x55555673acb0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55555673acb0_0;
    %store/vec4 v0x55555673b2c0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x55555673abb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555673b380_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v0x55555673b440_0;
    %store/vec4 v0x55555673b380_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v0x55555673b520_0;
    %store/vec4 v0x55555673b380_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %load/vec4 v0x55555673b380_0;
    %store/vec4 v0x55555673b2c0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x55555673b6f0_0;
    %store/vec4 v0x55555673b2c0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555673b600_0, 0, 4;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5555566b7fc0;
T_15 ;
    %vpi_call 7 15 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556728000_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x555556728000_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 7 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5555567280c0, v0x555556728000_0 > {0 0 0};
    %load/vec4 v0x555556728000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556728000_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x5555566b7fc0;
T_16 ;
    %wait E_0x555556727960;
    %load/vec4 v0x555556727e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555556727ac0_0;
    %load/vec4 v0x555556727f40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555567280c0, 0, 4;
T_16.0 ;
    %load/vec4 v0x555556727c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x555556727d50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555567280c0, 4;
    %assign/vec4 v0x555556727ba0_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5555567282a0;
T_17 ;
    %vpi_call 7 15 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556728b20_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x555556728b20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_17.1, 5;
    %vpi_call 7 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555556728c00, v0x555556728b20_0 > {0 0 0};
    %load/vec4 v0x555556728b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556728b20_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x5555567282a0;
T_18 ;
    %wait E_0x555556727960;
    %load/vec4 v0x5555567289a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5555567285d0_0;
    %load/vec4 v0x555556728a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556728c00, 0, 4;
T_18.0 ;
    %load/vec4 v0x555556728780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x555556728840_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556728c00, 4;
    %assign/vec4 v0x555556728690_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555556728e70;
T_19 ;
    %vpi_call 7 15 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556729720_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x555556729720_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call 7 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555556729800, v0x555556729720_0 > {0 0 0};
    %load/vec4 v0x555556729720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556729720_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x555556728e70;
T_20 ;
    %wait E_0x555556727960;
    %load/vec4 v0x5555567295a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5555567291a0_0;
    %load/vec4 v0x555556729660_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556729800, 0, 4;
T_20.0 ;
    %load/vec4 v0x555556729340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x555556729400_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556729800, 4;
    %assign/vec4 v0x555556729280_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555556729a70;
T_21 ;
    %vpi_call 7 15 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555672a210_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x55555672a210_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_21.1, 5;
    %vpi_call 7 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55555672a2f0, v0x55555672a210_0 > {0 0 0};
    %load/vec4 v0x55555672a210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555672a210_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x555556729a70;
T_22 ;
    %wait E_0x555556727960;
    %load/vec4 v0x55555672a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x555556729d70_0;
    %load/vec4 v0x55555672a150_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555672a2f0, 0, 4;
T_22.0 ;
    %load/vec4 v0x555556729f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x555556729fd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55555672a2f0, 4;
    %assign/vec4 v0x555556729e50_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5555567353f0;
T_23 ;
    %wait E_0x5555567355d0;
    %load/vec4 v0x555556735c10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555556735860_0, 0, 8;
    %load/vec4 v0x555556735c10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555556735920_0, 0, 8;
    %load/vec4 v0x555556735c10_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555556735a00_0, 0, 8;
    %load/vec4 v0x555556735c10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555556735b30_0, 0, 8;
    %load/vec4 v0x555556735c10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555556735fe0_0, 0, 16;
    %load/vec4 v0x555556735c10_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5555567360c0_0, 0, 16;
    %load/vec4 v0x555556735c10_0;
    %store/vec4 v0x555556736260_0, 0, 32;
    %load/vec4 v0x555556735cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556735d90_0, 0, 32;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x555556735680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556735780_0, 0, 8;
    %jmp T_23.10;
T_23.5 ;
    %load/vec4 v0x555556735860_0;
    %store/vec4 v0x555556735780_0, 0, 8;
    %jmp T_23.10;
T_23.6 ;
    %load/vec4 v0x555556735920_0;
    %store/vec4 v0x555556735780_0, 0, 8;
    %jmp T_23.10;
T_23.7 ;
    %load/vec4 v0x555556735a00_0;
    %store/vec4 v0x555556735780_0, 0, 8;
    %jmp T_23.10;
T_23.8 ;
    %load/vec4 v0x555556735b30_0;
    %store/vec4 v0x555556735780_0, 0, 8;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5555567361a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %load/vec4 v0x555556735780_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x555556735780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556735d90_0, 0, 32;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555556735780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556735d90_0, 0, 32;
T_23.12 ;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v0x555556735680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556735f00_0, 0, 16;
    %jmp T_23.16;
T_23.13 ;
    %load/vec4 v0x555556735fe0_0;
    %store/vec4 v0x555556735f00_0, 0, 16;
    %jmp T_23.16;
T_23.14 ;
    %load/vec4 v0x5555567360c0_0;
    %store/vec4 v0x555556735f00_0, 0, 16;
    %jmp T_23.16;
T_23.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5555567361a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.17, 4;
    %load/vec4 v0x555556735f00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555556735f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556735d90_0, 0, 32;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555556735f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556735d90_0, 0, 32;
T_23.18 ;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x555556736260_0;
    %store/vec4 v0x555556735d90_0, 0, 32;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555556736410;
T_24 ;
    %wait E_0x555556727960;
    %fork t_25, S_0x555556736710;
    %jmp t_24;
    .scope S_0x555556736710;
t_25 ;
    %load/vec4 v0x555556737560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x5555567369d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x555556737870_0;
    %assign/vec4 v0x555556737200_0, 0;
    %load/vec4 v0x555556737600_0;
    %assign/vec4 v0x555556737040_0, 0;
    %load/vec4 v0x5555567376c0_0;
    %assign/vec4 v0x555556737120_0, 0;
    %load/vec4 v0x555556737910_0;
    %assign/vec4 v0x5555567372e0_0, 0;
    %load/vec4 v0x5555567379b0_0;
    %assign/vec4 v0x5555567373c0_0, 0;
    %load/vec4 v0x555556737a50_0;
    %assign/vec4 v0x555556737480_0, 0;
T_24.2 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556737200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556737040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556737120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555567372e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555567373c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556737480_0, 0;
T_24.1 ;
    %end;
    .scope S_0x555556736410;
t_24 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5555566e0f80;
T_25 ;
    %wait E_0x555556727960;
    %fork t_27, S_0x555556738ff0;
    %jmp t_26;
    .scope S_0x555556738ff0;
t_27 ;
    %load/vec4 v0x555556746e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55555673ee50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x55555673eab0_0;
    %assign/vec4 v0x55555673eef0_0, 0;
T_25.2 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555673eef0_0, 0;
T_25.1 ;
    %end;
    .scope S_0x5555566e0f80;
t_26 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5555566b8310;
T_26 ;
    %delay 1, 0;
    %load/vec4 v0x555556747070_0;
    %inv;
    %store/vec4 v0x555556747070_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5555566b8310;
T_27 ;
    %vpi_call 2 23 "$dumpfile", "PipelinedCore_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555566b8310 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556747070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556747110_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556747110_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556747110_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./../../src/PipelinedCore_bench.v";
    "./../../src/PipelinedCore.v";
    "./../../src/ALU.v";
    "./../../src/BranchALU.v";
    "./../../src/DataMemory.v";
    "./../../src/bram.v";
    "./../../src/EXMEMRegs.v";
    "./../../src/Forwarding.v";
    "./../../src/HazardDetection.v";
    "./../../src/IDEXRegs.v";
    "./../../src/IFIDRegs.v";
    "./../../src/ImmGen.v";
    "./../../src/LoadLogic.v";
    "./../../src/MEMWBRegs.v";
    "./../../src/MainControl.v";
    "./../../src/RegisterFile.v";
    "./../../src/StoreLogic.v";
    "./../../src/TextMemory.v";
