<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › include › mach › regs-apbc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-apbc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-mmp/include/mach/regs-apbc.h</span>
<span class="cm"> *</span>
<span class="cm"> *   Application Peripheral Bus Clock Unit</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_MACH_REGS_APBC_H</span>
<span class="cp">#define __ASM_MACH_REGS_APBC_H</span>

<span class="cp">#include &lt;mach/addr-map.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * APB clock register offsets for PXA168</span>
<span class="cm"> */</span>
<span class="cp">#define APBC_PXA168_UART1	APBC_REG(0x000)</span>
<span class="cp">#define APBC_PXA168_UART2	APBC_REG(0x004)</span>
<span class="cp">#define APBC_PXA168_GPIO	APBC_REG(0x008)</span>
<span class="cp">#define APBC_PXA168_PWM1	APBC_REG(0x00c)</span>
<span class="cp">#define APBC_PXA168_PWM2	APBC_REG(0x010)</span>
<span class="cp">#define APBC_PXA168_PWM3	APBC_REG(0x014)</span>
<span class="cp">#define APBC_PXA168_PWM4	APBC_REG(0x018)</span>
<span class="cp">#define APBC_PXA168_RTC		APBC_REG(0x028)</span>
<span class="cp">#define APBC_PXA168_TWSI0	APBC_REG(0x02c)</span>
<span class="cp">#define APBC_PXA168_KPC		APBC_REG(0x030)</span>
<span class="cp">#define APBC_PXA168_TIMERS	APBC_REG(0x034)</span>
<span class="cp">#define APBC_PXA168_AIB		APBC_REG(0x03c)</span>
<span class="cp">#define APBC_PXA168_SW_JTAG	APBC_REG(0x040)</span>
<span class="cp">#define APBC_PXA168_ONEWIRE	APBC_REG(0x048)</span>
<span class="cp">#define APBC_PXA168_ASFAR	APBC_REG(0x050)</span>
<span class="cp">#define APBC_PXA168_ASSAR	APBC_REG(0x054)</span>
<span class="cp">#define APBC_PXA168_TWSI1	APBC_REG(0x06c)</span>
<span class="cp">#define APBC_PXA168_UART3	APBC_REG(0x070)</span>
<span class="cp">#define APBC_PXA168_AC97	APBC_REG(0x084)</span>
<span class="cp">#define APBC_PXA168_SSP1	APBC_REG(0x81c)</span>
<span class="cp">#define APBC_PXA168_SSP2	APBC_REG(0x820)</span>
<span class="cp">#define APBC_PXA168_SSP3	APBC_REG(0x84c)</span>
<span class="cp">#define APBC_PXA168_SSP4	APBC_REG(0x858)</span>
<span class="cp">#define APBC_PXA168_SSP5	APBC_REG(0x85c)</span>

<span class="cm">/*</span>
<span class="cm"> * APB Clock register offsets for PXA910</span>
<span class="cm"> */</span>
<span class="cp">#define APBC_PXA910_UART0	APBC_REG(0x000)</span>
<span class="cp">#define APBC_PXA910_UART1	APBC_REG(0x004)</span>
<span class="cp">#define APBC_PXA910_GPIO	APBC_REG(0x008)</span>
<span class="cp">#define APBC_PXA910_PWM1	APBC_REG(0x00c)</span>
<span class="cp">#define APBC_PXA910_PWM2	APBC_REG(0x010)</span>
<span class="cp">#define APBC_PXA910_PWM3	APBC_REG(0x014)</span>
<span class="cp">#define APBC_PXA910_PWM4	APBC_REG(0x018)</span>
<span class="cp">#define APBC_PXA910_SSP1	APBC_REG(0x01c)</span>
<span class="cp">#define APBC_PXA910_SSP2	APBC_REG(0x020)</span>
<span class="cp">#define APBC_PXA910_IPC		APBC_REG(0x024)</span>
<span class="cp">#define APBC_PXA910_RTC		APBC_REG(0x028)</span>
<span class="cp">#define APBC_PXA910_TWSI0	APBC_REG(0x02c)</span>
<span class="cp">#define APBC_PXA910_KPC		APBC_REG(0x030)</span>
<span class="cp">#define APBC_PXA910_TIMERS	APBC_REG(0x034)</span>
<span class="cp">#define APBC_PXA910_TBROT	APBC_REG(0x038)</span>
<span class="cp">#define APBC_PXA910_AIB		APBC_REG(0x03c)</span>
<span class="cp">#define APBC_PXA910_SW_JTAG	APBC_REG(0x040)</span>
<span class="cp">#define APBC_PXA910_TIMERS1	APBC_REG(0x044)</span>
<span class="cp">#define APBC_PXA910_ONEWIRE	APBC_REG(0x048)</span>
<span class="cp">#define APBC_PXA910_SSP3	APBC_REG(0x04c)</span>
<span class="cp">#define APBC_PXA910_ASFAR	APBC_REG(0x050)</span>
<span class="cp">#define APBC_PXA910_ASSAR	APBC_REG(0x054)</span>

<span class="cm">/*</span>
<span class="cm"> * APB Clock register offsets for MMP2</span>
<span class="cm"> */</span>
<span class="cp">#define APBC_MMP2_RTC		APBC_REG(0x000)</span>
<span class="cp">#define APBC_MMP2_TWSI1		APBC_REG(0x004)</span>
<span class="cp">#define APBC_MMP2_TWSI2		APBC_REG(0x008)</span>
<span class="cp">#define APBC_MMP2_TWSI3		APBC_REG(0x00c)</span>
<span class="cp">#define APBC_MMP2_TWSI4		APBC_REG(0x010)</span>
<span class="cp">#define APBC_MMP2_ONEWIRE	APBC_REG(0x014)</span>
<span class="cp">#define APBC_MMP2_KPC		APBC_REG(0x018)</span>
<span class="cp">#define APBC_MMP2_TB_ROTARY	APBC_REG(0x01c)</span>
<span class="cp">#define APBC_MMP2_SW_JTAG	APBC_REG(0x020)</span>
<span class="cp">#define APBC_MMP2_TIMERS	APBC_REG(0x024)</span>
<span class="cp">#define APBC_MMP2_UART1		APBC_REG(0x02c)</span>
<span class="cp">#define APBC_MMP2_UART2		APBC_REG(0x030)</span>
<span class="cp">#define APBC_MMP2_UART3		APBC_REG(0x034)</span>
<span class="cp">#define APBC_MMP2_GPIO		APBC_REG(0x038)</span>
<span class="cp">#define APBC_MMP2_PWM0		APBC_REG(0x03c)</span>
<span class="cp">#define APBC_MMP2_PWM1		APBC_REG(0x040)</span>
<span class="cp">#define APBC_MMP2_PWM2		APBC_REG(0x044)</span>
<span class="cp">#define APBC_MMP2_PWM3		APBC_REG(0x048)</span>
<span class="cp">#define APBC_MMP2_SSP0		APBC_REG(0x04c)</span>
<span class="cp">#define APBC_MMP2_SSP1		APBC_REG(0x050)</span>
<span class="cp">#define APBC_MMP2_SSP2		APBC_REG(0x054)</span>
<span class="cp">#define APBC_MMP2_SSP3		APBC_REG(0x058)</span>
<span class="cp">#define APBC_MMP2_SSP4		APBC_REG(0x05c)</span>
<span class="cp">#define APBC_MMP2_SSP5		APBC_REG(0x060)</span>
<span class="cp">#define APBC_MMP2_AIB		APBC_REG(0x064)</span>
<span class="cp">#define APBC_MMP2_ASFAR		APBC_REG(0x068)</span>
<span class="cp">#define APBC_MMP2_ASSAR		APBC_REG(0x06c)</span>
<span class="cp">#define APBC_MMP2_USIM		APBC_REG(0x070)</span>
<span class="cp">#define APBC_MMP2_MPMU		APBC_REG(0x074)</span>
<span class="cp">#define APBC_MMP2_IPC		APBC_REG(0x078)</span>
<span class="cp">#define APBC_MMP2_TWSI5		APBC_REG(0x07c)</span>
<span class="cp">#define APBC_MMP2_TWSI6		APBC_REG(0x080)</span>
<span class="cp">#define APBC_MMP2_TWSI_INTSTS	APBC_REG(0x084)</span>
<span class="cp">#define APBC_MMP2_UART4		APBC_REG(0x088)</span>
<span class="cp">#define APBC_MMP2_RIPC		APBC_REG(0x08c)</span>
<span class="cp">#define APBC_MMP2_THSENS1	APBC_REG(0x090)	</span><span class="cm">/* Thermal Sensor */</span><span class="cp"></span>
<span class="cp">#define APBC_MMP2_THSENS_INTSTS	APBC_REG(0x0a4)</span>

<span class="cm">/* Common APB clock register bit definitions */</span>
<span class="cp">#define APBC_APBCLK	(1 &lt;&lt; 0)  </span><span class="cm">/* APB Bus Clock Enable */</span><span class="cp"></span>
<span class="cp">#define APBC_FNCLK	(1 &lt;&lt; 1)  </span><span class="cm">/* Functional Clock Enable */</span><span class="cp"></span>
<span class="cp">#define APBC_RST	(1 &lt;&lt; 2)  </span><span class="cm">/* Reset Generation */</span><span class="cp"></span>

<span class="cm">/* Functional Clock Selection Mask */</span>
<span class="cp">#define APBC_FNCLKSEL(x)	(((x) &amp; 0xf) &lt;&lt; 4)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_REGS_APBC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
