[{"DBLP title": "One Fault is All it Needs: Breaking Higher-Order Masking with Persistent Fault Analysis.", "DBLP authors": ["Jingyu Pan", "Fan Zhang", "Kui Ren", "Shivam Bhasin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715260", "OA papers": [{"PaperId": "https://openalex.org/W2918608430", "PaperTitle": "One Fault is All it Needs: Breaking Higher-Order Masking with Persistent Fault Analysis", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"State Key Laboratory of Cryptology": 1.5, "Zhejiang University": 1.5, "Nanyang Technological University": 1.0}, "Authors": ["Jing-Yu Pan", "Fan Zhang", "Kui Ren", "Shivam Bhasin"]}]}, {"DBLP title": "Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses.", "DBLP authors": ["Rana Elnaggar", "Ramesh Karri", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714904", "OA papers": [{"PaperId": "https://openalex.org/W2945172997", "PaperTitle": "Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Department of Electrical and Computer Engineering Duke University": 2.0, "New York University": 1.0}, "Authors": ["Rana Elnaggar", "Ramesh Karri", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Spying on Temperature using DRAM.", "DBLP authors": ["Wenjie Xiong", "Nikolaos Athanasios Anagnostopoulos", "Andr\u00e9 Schaller", "Stefan Katzenbeisser", "Jakub Szefer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714882", "OA papers": [{"PaperId": "https://openalex.org/W2945689921", "PaperTitle": "Spying on Temperature using DRAM", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yale University": 2.0, "Technical University of Darmstadt": 2.0}, "Authors": ["Wenjie Xiong", "Nikolaos Anagnostopoulos", "Stefan Katzenbeisser", "Jakub Szefer"]}]}, {"DBLP title": "Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit.", "DBLP authors": ["Arvind Singh", "Monodeep Kar", "Nikhil Chawla", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715058", "OA papers": [{"PaperId": "https://openalex.org/W2946458402", "PaperTitle": "Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Arvind Singh", "Monodeep Kar", "Nikhil Chawla", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications.", "DBLP authors": ["Florian De Roose", "Hikmet Celiker", "Jan Genoe", "Wim Dehaene", "Kris Myny"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715075", "OA papers": [{"PaperId": "https://openalex.org/W2945851468", "PaperTitle": "Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imec": 2.5, "KU Leuven": 2.5}, "Authors": ["Florian De Roose", "Hikmet Celiker", "Jan Genoe", "Wim Dehaene", "Kris Myny"]}]}, {"DBLP title": "Predictive Modeling and Design Automation of Inorganic Printed Electronics.", "DBLP authors": ["Farhan Rasheed", "Michael Hefenbrock", "Rajendra Bishnoi", "Michael Beigl", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715159", "OA papers": [{"PaperId": "https://openalex.org/W2945448912", "PaperTitle": "Predictive Modeling and Design Automation of Inorganic Printed Electronics", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 5.5, "Institute of Nanotechnology": 0.5}, "Authors": ["Farhan Rasheed", "Michael Hefenbrock", "Rajendra Bishnoi", "Michael BeigI", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Process Design Kit and Design Automation for Flexible Hybrid Electronics.", "DBLP authors": ["Tsung-Ching Huang", "Ting Lei", "Leilai Shao", "Sridhar Sivapurapu", "Madhavan Swaminathan", "Sicheng Li", "Zhenan Bao", "Kwang-Ting Cheng", "Raymond G. Beausoleil"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714975", "OA papers": [{"PaperId": "https://openalex.org/W2945902742", "PaperTitle": "Process Design Kit and Design Automation for Flexible Hybrid Electronics", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hewlett-Packard (United States)": 3.0, "Stanford University": 2.0, "University of California, Santa Barbara": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Tsung-Ching Huang", "Ting Lei", "Leilai Shao", "Sridhar Sivapurapu", "Madhavan Swaminathan", "Sicheng Li", "Zhenan Bao", "Kwang-Ting Cheng", "Raymond G. Beausoleil"]}]}, {"DBLP title": "Circuit Design and Design Automation for Printed Electronics.", "DBLP authors": ["Marco Fattori", "Joost A. Fijn", "L. Hu", "Eugenio Cantatore", "Fabrizio Torricelli", "M. Charbonneau"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715095", "OA papers": [{"PaperId": "https://openalex.org/W2946573676", "PaperTitle": "Circuit Design and Design Automation for Printed Electronics", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Eindhoven University of Technology": 4.0, "University of Brescia": 1.0, "CEA LITEN": 1.0}, "Authors": ["Marco Fattori", "I.A. Fijn", "Liqun Hu", "Eugenio Cantatore", "Francesca Torricelli", "Mica\u00ebl Charbonneau"]}]}, {"DBLP title": "Hot Spot Identification and System Parameterized Thermal Modeling for Multi-Core Processors Through Infrared Thermal Imaging.", "DBLP authors": ["Sheriff Sadiqbatcha", "Hengyang Zhao", "Hussam Amrouch", "J\u00f6rg Henkel", "Sheldon X.-D. Tan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714918", "OA papers": [{"PaperId": "https://openalex.org/W2946349917", "PaperTitle": "Hot Spot Identification and System Parameterized Thermal Modeling for Multi-Core Processors Through Infrared Thermal Imaging", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Riverside": 3.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Sheriff Sadiqbatcha", "Hengyang Zhao", "Hussam Amrouch", "Jorg Henkel", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Litho-GPA: Gaussian Process Assurance for Lithography Hotspot Detection.", "DBLP authors": ["Wei Ye", "Mohamed Baker Alawieh", "Meng Li", "Yibo Lin", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714960", "OA papers": [{"PaperId": "https://openalex.org/W2946116851", "PaperTitle": "Litho-GPA: Gaussian Process Assurance for Lithography Hotspot Detection", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Wei Ye", "Mohamed Baker Alawieh", "Lianqing Liu", "Yibo Lin", "David Z. Pan"]}]}, {"DBLP title": "PinT: Polynomial in Temperature Decode Weights in a Neuromorphic Architecture.", "DBLP authors": ["Scott Reid", "Antonio Montoya", "Kwabena Boahen"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715072", "OA papers": [{"PaperId": "https://openalex.org/W2945432002", "PaperTitle": "PinT: Polynomial in Temperature Decode Weights in a Neuromorphic Architecture", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Scott Reid", "Antonio Montoya", "Kwabena Boahen"]}]}, {"DBLP title": "Enhancing Two-Phase Cooling Efficiency through Thermal-Aware Workload Mapping for Power-Hungry Servers.", "DBLP authors": ["Arman Iranfar", "Ali Pahlevan", "Marina Zapater", "David Atienza"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715033", "OA papers": [{"PaperId": "https://openalex.org/W2946069812", "PaperTitle": "Enhancing Two-Phase Cooling Efficiency through Thermal-Aware Workload Mapping for Power-Hungry Servers", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Arman Iranfar", "Ali Pahlevan", "Marina Zapater", "David Atienza"]}]}, {"DBLP title": "IR-aware Power Net Routing for Multi-Voltage Mixed-Signal Design.", "DBLP authors": ["Shuo-Hui Wang", "Guan-Hong Liou", "Yen-Yu Su", "Mark Po-Hung Lin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715166", "OA papers": [{"PaperId": "https://openalex.org/W2946322424", "PaperTitle": "IR-aware Power Net Routing for Multi-Voltage Mixed-Signal Design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chung Cheng University": 4.0}, "Authors": ["Shuo-Hui Wang", "Guan-Hong Liou", "Yen-Yu Su", "Mark Po-Hung Lin"]}]}, {"DBLP title": "Generation of Lifetime-Aware Pareto-Optimal Fronts Using a Stochastic Reliability Simulator.", "DBLP authors": ["Antonio Toro-Fr\u00edas", "Pablo Saraza-Canflanca", "F\u00e1bio Passos", "Pablo Mart\u00edn-Lloret", "Rafael Castro-L\u00f3pez", "Elisenda Roca", "Javier Mart\u00edn-Mart\u00ednez", "Rosana Rodr\u00edguez", "Montserrat Nafr\u00eda", "Francisco V. Fern\u00e1ndez"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714784", "OA papers": [{"PaperId": "https://openalex.org/W2945740982", "PaperTitle": "Generation of Lifetime-Aware Pareto-Optimal Fronts Using a Stochastic Reliability Simulator", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seville Institute of Microelectronics": 3.5, "University of Seville": 3.5, "Autonomous University of Barcelona": 3.0}, "Authors": ["A. Toro-Frias", "P. Saraza-Canflanca", "F\u00e1bio Passos", "P. Martin-Lloret", "Rafael Castro-Lopez", "Eduard Roca", "Javier Martin-Martinez", "Rosana Rodriguez", "Montserrat Nafria", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "MixLock: Securing Mixed-Signal Circuits via Logic Locking.", "DBLP authors": ["Julian Leonhard", "Muhammad Yasin", "Shadi Turk", "Mohammed Thari Nabeel", "Marie-Minerve Lou\u00ebrat", "Roselyne Chotin-Avot", "Hassan Aboushady", "Ozgur Sinanoglu", "Haralampos-G. D. Stratigopoulos"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715043", "OA papers": [{"PaperId": "https://openalex.org/W2945852412", "PaperTitle": "MixLock: Securing Mixed-Signal Circuits via Logic Locking", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Universit\u00e9 Paris Cit\u00e9": 5.0, "New York University": 1.0, "Amplitude Technologies (France)": 1.0, "New York University Abu Dhabi, Abu Dhabi UAE": 2.0}, "Authors": ["Julian Leonhard", "Muhammad Yasin", "Shadi Turk", "Mohammed Nabeel", "Marie-Minerve Louerat", "Roselyne Chotin-Avot", "Hassan Aboushady", "Ozgur Sinanoglu", "Haralampos-G. Stratigopoulos"]}]}, {"DBLP title": "Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714836", "OA papers": [{"PaperId": "https://openalex.org/W2945434221", "PaperTitle": "Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations", "Year": 2019, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Alwin Zulehner", "Robert Wille"]}]}, {"DBLP title": "Automated Circuit Approximation Method Driven by Data Distribution.", "DBLP authors": ["Zdenek Vas\u00edcek", "Vojtech Mrazek", "Luk\u00e1s Sekanina"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714977", "OA papers": [{"PaperId": "https://openalex.org/W2962719505", "PaperTitle": "Automated Circuit Approximation Method Driven by Data Distribution", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Zdenek Vasicek", "Vojtech Mrazek", "Lukas Sekanina"]}]}, {"DBLP title": "Trading Digital Accuracy for Power in an RSSI Computation of a Sensor Network Transceiver.", "DBLP authors": ["Paul Detterer", "Cumhur Erdin", "Majid Nabi", "Jos\u00e9 Pineda de Gyvez", "Twan Basten", "Hailong Jiao"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715146", "OA papers": [{"PaperId": "https://openalex.org/W2946517420", "PaperTitle": "Trading Digital Accuracy for Power in an RSSI Computation of a Sensor Network Transceiver", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Eindhoven University of Technology": 6.0}, "Authors": ["Paul Detterer", "Cumhur Erdin", "Majid Nabi", "Jose Pineda de Gyvez", "Twan Basten", "Hailong Jiao"]}]}, {"DBLP title": "Approximate Random Dropout for DNN training acceleration in GPGPU.", "DBLP authors": ["Zhuoran Song", "Ru Wang", "Dongyu Ru", "Zhenghao Peng", "Hongru Huang", "Hai Zhao", "Xiaoyao Liang", "Li Jiang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715135", "OA papers": [{"PaperId": "https://openalex.org/W2946529874", "PaperTitle": "Approximate Random Dropout for DNN training acceleration in GPGPU", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 8.0}, "Authors": ["Zhuoran Song", "Ru Wang", "Dongyu Ru", "Zhenghao Peng", "Hongru Huang", "Hai Zhao", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "Low-Complexity Dynamic Channel Scaling of Noise-Resilient CNN for Intelligent Edge Devices.", "DBLP authors": ["Younghoon Byun", "Minho Ha", "Jeonghun Kim", "Sunggu Lee", "Youngjoo Lee"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715280", "OA papers": [{"PaperId": "https://openalex.org/W2945046150", "PaperTitle": "Low-Complexity Dynamic Channel Scaling of Noise-Resilient CNN for Intelligent Edge Devices", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pohang University of Science and Technology": 5.0}, "Authors": ["Younghoon Byun", "Minho Ha", "Jeonghun Kim", "Sunggu Lee", "Young-Joo Lee"]}]}, {"DBLP title": "Data Locality Optimization of Depthwise Separable Convolutions for CNN Inference Accelerators.", "DBLP authors": ["Hao-Ning Wu", "Chih-Tsun Huang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715097", "OA papers": [{"PaperId": "https://openalex.org/W2946289095", "PaperTitle": "Data Locality Optimization of Depthwise Separable Convolutions for CNN Inference Accelerators", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Hao-Ning Wu", "Chih-Tsun Huang"]}]}, {"DBLP title": "A Binary Learning Framework for Hyperdimensional Computing.", "DBLP authors": ["Mohsen Imani", "John Messerly", "Fan Wu", "Wang Pi", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714821", "OA papers": [{"PaperId": "https://openalex.org/W2945276917", "PaperTitle": "A Binary Learning Framework for Hyperdimensional Computing", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California, San Diego": 3.0, "University of California, Riverside": 1.0, "Peking University": 1.0}, "Authors": ["Mohsen Imani", "J. F. Messerly", "Fan Wu", "Wang Pi", "Tajana Rosing"]}]}, {"DBLP title": "Smart Thermal Management for Heterogeneous Multicores.", "DBLP authors": ["J\u00f6rg Henkel", "Heba Khdr", "Martin Rapp"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715001", "OA papers": [{"PaperId": "https://openalex.org/W2945627082", "PaperTitle": "Smart Thermal Management for Heterogeneous Multicores", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Jorg Henkel", "Heba Khdr", "Martin Rapp"]}]}, {"DBLP title": "Design and Optimization of Heterogeneous Manycore Systems Enabled by Emerging Interconnect Technologies: Promises and Challenges.", "DBLP authors": ["Biresh Kumar Joardar", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714832", "OA papers": [{"PaperId": "https://openalex.org/W2945618131", "PaperTitle": "Design and Optimization of Heterogeneous Manycore Systems Enabled by Emerging Interconnect Technologies: Promises and Challenges", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 3.0, "Colorado State University": 1.0}, "Authors": ["Biresh Kumar Joardar", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Power and Thermal Analysis of Commercial Mobile Platforms: Experiments and Case Studies.", "DBLP authors": ["Ganapati Bhat", "Suat Gumussoy", "\u00dcmit Y. Ogras"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714831", "OA papers": [{"PaperId": "https://openalex.org/W2936166086", "PaperTitle": "Power and Thermal Analysis of Commercial Mobile Platforms: Experiments and Case Studies", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Ganapati Bhat", "Suat Gumussoy", "Umit Y. Ogras"]}]}, {"DBLP title": "New method for the automated massive characterization of Bias Temperature Instability in CMOS transistors.", "DBLP authors": ["Pablo Saraza-Canflanca", "Javier Diaz-Fortuny", "Rafael Castro-L\u00f3pez", "Elisenda Roca Moreno", "Javier Mart\u00edn-Mart\u00ednez", "Rosana Rodr\u00edguez", "Montserrat Nafr\u00eda", "Francisco V. Fern\u00e1ndez"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715029", "OA papers": [{"PaperId": "https://openalex.org/W2945939773", "PaperTitle": "New method for the automated massive characterization of Bias Temperature Instability in CMOS transistors", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seville Institute of Microelectronics": 2.0, "University of Seville": 2.0, "Autonomous University of Barcelona": 4.0}, "Authors": ["P. Saraza-Canflanca", "Javier Diaz-Fortuny", "Rafael Castro-Lopez", "Eduard Roca", "Javier Martin-Martinez", "Rosana Rodriguez", "Montserrat Nafria", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "Guilty As Charged: Computational Reliability Threats Posed By Electrostatic Discharge-induced Soft Errors.", "DBLP authors": ["Keven Feng", "Sandeep Vora", "Rui Jiang", "Elyse Rosenbaum", "Shobha Vasudevan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715149", "OA papers": [{"PaperId": "https://openalex.org/W2945217480", "PaperTitle": "Guilty As Charged: Computational Reliability Threats Posed By Electrostatic Discharge-induced Soft Errors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Keven Feng", "Sandeep Vora", "Rui Jiang", "Elyse Rosenbaum", "Shobha Vasudevan"]}]}, {"DBLP title": "Methodology for Application-Dependent Degradation Analysis of Memory Timing.", "DBLP authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715143", "OA papers": [{"PaperId": "https://openalex.org/W2945363071", "PaperTitle": "Methodology for Application-Dependent Degradation Analysis of Memory Timing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 4.0, "Imec": 3.0}, "Authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"]}]}, {"DBLP title": "\"Unobserved Corner\" Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced-Node Design.", "DBLP authors": ["Andrew B. Kahng", "Uday Mallappa", "Lawrence K. Saul", "Shangyuan Tong"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715102", "OA papers": [{"PaperId": "https://openalex.org/W2944916746", "PaperTitle": "\"Unobserved Corner\" Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced-Node Design", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Andrew B. Kahng", "Uday Mallappa", "Lawrence K. Saul", "Shangyuan Tong"]}]}, {"DBLP title": "Dim Sum: Light Clock Tree by Small Diameter Sum.", "DBLP authors": ["Gengjie Chen", "Evangeline F. Y. Young"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715285", "OA papers": [{"PaperId": "https://openalex.org/W2946430727", "PaperTitle": "Dim Sum: Light Clock Tree by Small Diameter Sum", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Gengjie Chen", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model.", "DBLP authors": ["Yu-Hung Huang", "Zhiyao Xie", "Guan-Qi Fang", "Tao-Chun Yu", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Jiang Hu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715126", "OA papers": [{"PaperId": "https://openalex.org/W2945706499", "PaperTitle": "Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Taiwan University of Science and Technology": 4.0, "Duke University": 2.0, "Nvidia (United States)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Yu-Hung Huang", "Zhiyao Xie", "Guanqi Fang", "Tao-Chun Yu", "Haoxing Ren", "Shao-Yun Fang", "Yi Chen", "Jiang Hu"]}]}, {"DBLP title": "RTL-Aware Dataflow-Driven Macro Placement.", "DBLP authors": ["Alex Vidal-Obiols", "Jordi Cortadella", "Jordi Petit", "Marc Galceran Oms", "Ferran Martorell"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714812", "OA papers": [{"PaperId": "https://openalex.org/W2945702761", "PaperTitle": "RTL-Aware Dataflow-Driven Macro Placement", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "eSilicon EMEA, Barcelona, Spain": 2.0}, "Authors": ["Alex Vidal-Obiols", "Jordi Cortadella", "Jordi Petit", "Marc Galceran-Oms", "F. Martorell"]}]}, {"DBLP title": "Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage.", "DBLP authors": ["Mingye Song", "Zhezhao Xu", "Wenjian Yu", "Lei Yin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714962", "OA papers": [{"PaperId": "https://openalex.org/W2945848132", "PaperTitle": "Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 3.0, "Ansys (United States)": 1.0}, "Authors": ["Mingye Song", "Zhezhao Xu", "Wenjian Yu", "Lei Yin"]}]}, {"DBLP title": "Optically Interrogated Unique Object with Simulation Attack Prevention.", "DBLP authors": ["Povilas Marcinkevicius", "Ibrahim Ethem Bagci", "Nema M. Abdelazim", "Christopher S. Woodhead", "Robert J. Young", "Utz Roedig"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715151", "OA papers": [{"PaperId": "https://openalex.org/W2911376145", "PaperTitle": "Optically Interrogated Unique Object with Simulation Attack Prevention", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lancaster University": 6.0}, "Authors": ["Povilas Marcinkevicius", "Ibrahim Ethem Bagci", "Nema M. Abdelazim", "Christopher Woodhead", "Robert H. Young", "Utz Roedig"]}]}, {"DBLP title": "PUFs Deep Attacks: Enhanced modeling attacks using deep learning techniques to break the security of double arbiter PUFs.", "DBLP authors": ["Mahmoud Khalafalla", "Catherine H. Gebotys"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714862", "OA papers": [{"PaperId": "https://openalex.org/W2946062220", "PaperTitle": "PUFs Deep Attacks: Enhanced modeling attacks using deep learning techniques to break the security of double arbiter PUFs", "Year": 2019, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Mahmoud G. Khalafalla", "Catherine H. Gebotys"]}]}, {"DBLP title": "Desieve the Attacker: Thwarting IP Theft in Sieve-Valve-based Biochips.", "DBLP authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong-Ak Song", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715094", "OA papers": [{"PaperId": "https://openalex.org/W2946716830", "PaperTitle": "Desieve the Attacker: Thwarting IP Theft in Sieve-Valve-based Biochips", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"New York University": 4.0, "Duke University": 1.0}, "Authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong Sang Song", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "PATCH: Process-Variation-Resilient Space Allocation for Open-Channel SSD with 3D Flash.", "DBLP authors": ["Jing Chen", "Yi Wang", "Amelie Chi Zhou", "Rui Mao", "Tao Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715197", "OA papers": [{"PaperId": "https://openalex.org/W2945485316", "PaperTitle": "PATCH: Process-Variation-Resilient Space Allocation for Open-Channel SSD with 3D Flash", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shenzhen University": 4.0, "University of Florida": 1.0}, "Authors": ["Jing M. Chen", "Yi Wang", "Amelie Chi Zhou", "Rui Mao", "Tao Li"]}]}, {"DBLP title": "Compiler-Directed and Architecture-Independent Mitigation of Read Disturbance Errors in STT-RAM.", "DBLP authors": ["Fateme S. Hosseini", "Chengmo Yang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715006", "OA papers": [{"PaperId": "https://openalex.org/W2945781991", "PaperTitle": "Compiler-Directed and Architecture-Independent Mitigation of Read Disturbance Errors in STT-RAM", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Delaware": 2.0}, "Authors": ["Fateme S. Hosseini", "Chengmo Yang"]}]}, {"DBLP title": "A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems.", "DBLP authors": ["Wei Li", "Ziqi Shuai", "Chun Jason Xue", "Mengting Yuan", "Qingan Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715132", "OA papers": [{"PaperId": "https://openalex.org/W2944895246", "PaperTitle": "A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Wuhan University": 4.0, "City University of Hong Kong": 1.0}, "Authors": ["Wei Li", "Ziqi Shuai", "Chun Jason Xue", "Mengting Yuan", "Qingan Li"]}]}, {"DBLP title": "Exploiting System Dynamics for Resource-Efficient Automotive CPS Design.", "DBLP authors": ["Leslie Maldonado", "Wanli Chang", "Debayan Roy", "Anuradha Annaswamy", "Dip Goswami", "Samarjit Chakraborty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715176", "OA papers": [{"PaperId": "https://openalex.org/W2945010262", "PaperTitle": "Exploiting System Dynamics for Resource-Efficient Automotive CPS Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "University of York": 1.0, "Technical University of Munich": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Leslie Maldonado", "Wanli Chang", "Debayan Roy", "Anuradha M. Annaswamy", "Dip Goswami", "Samarjit Chakraborty"]}]}, {"DBLP title": "Implementation-aware design of image-based control with on-line measurable variable-delay.", "DBLP authors": ["R\u00f3binson Medina S\u00e1nchez", "Sander Stuijk", "Dip Goswami", "Twan Basten"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714840", "OA papers": [{"PaperId": "https://openalex.org/W2945523381", "PaperTitle": "Implementation-aware design of image-based control with on-line measurable variable-delay", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["R\u00f3binson Medina", "Sander Stuijk", "Dip Goswami", "Twan Basten"]}]}, {"DBLP title": "Optimizing Assume-Guarantee Contracts for Cyber-Physical System Design.", "DBLP authors": ["Chanwook Oh", "Eunsuk Kang", "Shinichi Shiraishi", "Pierluigi Nuzzo"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715284", "OA papers": [{"PaperId": "https://openalex.org/W2945685829", "PaperTitle": "Optimizing Assume-Guarantee Contracts for Cyber-Physical System Design", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0, "Carnegie Mellon University": 1.0, "Toyota Motor Corporation (Switzerland)": 1.0}, "Authors": ["Chanwook Oh", "Eun-Suk Kang", "Shinichi Shiraishi", "Pierluigi Nuzzo"]}]}, {"DBLP title": "Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures.", "DBLP authors": ["Johan Laurent", "Vincent Beroulle", "Christophe Deleuze", "Florian Pebay-Peyroula"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715158", "OA papers": [{"PaperId": "https://openalex.org/W2944835877", "PaperTitle": "Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Johan Laurent", "Vincent Beroulle", "Christophe Deleuze", "Florian Pebay-Peyroula"]}]}, {"DBLP title": "Methodology for EM Fault Injection: Charge-based Fault Model.", "DBLP authors": ["Haohao Liao", "Catherine H. Gebotys"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715150", "OA papers": [{"PaperId": "https://openalex.org/W2946207961", "PaperTitle": "Methodology for EM Fault Injection: Charge-based Fault Model", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Haohao Liao", "Catherine H. Gebotys"]}]}, {"DBLP title": "Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs.", "DBLP authors": ["Benjamin Hettwer", "Johannes Petersen", "Stefan Gehrer", "Heike Neumann", "Tim G\u00fcneysu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714801", "OA papers": [{"PaperId": "https://openalex.org/W2945206351", "PaperTitle": "Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Robert Bosch (Germany)": 2.0, "HAW Hamburg": 2.0, "Ruhr University Bochum": 1.0}, "Authors": ["Benjamin Hettwer", "Johannes Petersen", "Stefan Gehrer", "Heike Neumann", "Tim G\u00fcneysu"]}]}, {"DBLP title": "STT-ANGIE: Asynchronous True Random Number GEnerator Using STT-MTJ.", "DBLP authors": ["Ben Perach", "Shahar Kvatinsky"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715257", "OA papers": [{"PaperId": "https://openalex.org/W2945098450", "PaperTitle": "STT-ANGIE: Asynchronous True Random Number GEnerator Using STT-MTJ", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Ben Perach", "Shahar Kvatinsky"]}]}, {"DBLP title": "Adaptive Transient Leakage-Aware Linearised Model for Thermal Analysis of 3-D ICs.", "DBLP authors": ["Chao Zhang", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714867", "OA papers": [{"PaperId": "https://openalex.org/W2905832496", "PaperTitle": "Adaptive Transient Leakage-Aware Linearised Model for Thermal Analysis of 3-D ICs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Chao Zhang", "Milan Mihajlovic", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories.", "DBLP authors": ["Lokesh Siddhu", "Preeti Ranjan Panda"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715091", "OA papers": [{"PaperId": "https://openalex.org/W2946781434", "PaperTitle": "FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Lokesh Siddhu", "Preeti Ranjan Panda"]}]}, {"DBLP title": "On the use of causal feature selection in the context of machine-learning indirect test.", "DBLP authors": ["Manuel J. Barragan", "Gildas L\u00e9ger", "Florent Cilici", "Estelle Lauga-Larroze", "Sylvain Bourdel", "Salvador Mir"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714798", "OA papers": [{"PaperId": "https://openalex.org/W2946221991", "PaperTitle": "On the use of causal feature selection in the context of machine-learning indirect test", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Manuel J. Barragan", "Gildas Leger", "Florent Cilici", "Estelle Lauga-Larroze", "Sylvain Bourdel", "Salvador Mir"]}]}, {"DBLP title": "Accuracy and Compactness in Decision Diagrams for Quantum Computation.", "DBLP authors": ["Alwin Zulehner", "Philipp Niemann", "Rolf Drechsler", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715040", "OA papers": [{"PaperId": "https://openalex.org/W2945831256", "PaperTitle": "Accuracy and Compactness in Decision Diagrams for Quantum Computation", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Johannes Kepler University of Linz": 2.0, "Cyber-Physical Systems, DFKI GmbH, Bremen, Germany": 2.0}, "Authors": ["Alwin Zulehner", "Philipp Niemann", "Rolf Drechsler", "Robert Wille"]}]}, {"DBLP title": "One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing.", "DBLP authors": ["Saman Fr\u00f6hlich", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715138", "OA papers": [{"PaperId": "https://openalex.org/W2945623217", "PaperTitle": "One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Saman Froehlich", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Reversible Pebbling Game for Quantum Memory Management.", "DBLP authors": ["Giulia Meuli", "Mathias Soeken", "Martin Roetteler", "Nikolaj S. Bj\u00f8rner", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715092", "OA papers": [{"PaperId": "https://openalex.org/W2963563052", "PaperTitle": "Reversible Pebbling Game for Quantum Memory Management", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Microsoft (United States)": 2.0}, "Authors": ["Giulia Meuli", "Mathias Soeken", "Martin Roetteler", "Nikolaj Bj\u00f8rner", "Giovanni De Micheli"]}]}, {"DBLP title": "TypeCNN: CNN Development Framework With Flexible Data Types.", "DBLP authors": ["Petr Rek", "Luk\u00e1s Sekanina"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714855", "OA papers": [{"PaperId": "https://openalex.org/W2946507834", "PaperTitle": "TypeCNN: CNN Development Framework With Flexible Data Types", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Petr Rek", "Lukas Sekanina"]}]}, {"DBLP title": "Guaranteed Compression Rate for Activations in CNNs using a Frequency Pruning Approach.", "DBLP authors": ["Sebastian Vogel", "Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715210", "OA papers": [{"PaperId": "https://openalex.org/W2946004044", "PaperTitle": "Guaranteed Compression Rate for Activations in CNNs using a Frequency Pruning Approach", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Robert Bosch (Netherlands)": 3.0, "RWTH Aachen University": 1.0}, "Authors": ["Sebastian Vogel", "Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"]}]}, {"DBLP title": "Runtime Monitoring Neuron Activation Patterns.", "DBLP authors": ["Chih-Hong Cheng", "Georg N\u00fchrenberg", "Hirotoshi Yasuoka"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714971", "OA papers": [{"PaperId": "https://openalex.org/W2963668975", "PaperTitle": "Runtime Monitoring Neuron Activation Patterns", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Fortiss - Research Institute of the Free State of Bavaria": 2.0, "Denso (United States)": 1.0}, "Authors": ["Chih-Hong Cheng", "Georg N\u00fchrenberg", "Hirotoshi Yasuoka"]}]}, {"DBLP title": "Chip Health Tracking Using Dynamic In-Situ Delay Monitoring.", "DBLP authors": ["Hadi Ahmadi Balef", "Kees Goossens", "Jos\u00e9 Pineda de Gyvez"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715014", "OA papers": [{"PaperId": "https://openalex.org/W2946580564", "PaperTitle": "Chip Health Tracking Using Dynamic In-Situ Delay Monitoring", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Eindhoven University of Technology": 2.5, "NXP (Netherlands)": 0.5}, "Authors": ["Hadi Ahmadi Balef", "Kees Goossens", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "PCFI: Program Counter Guided Fault Injection for Accelerating GPU Reliability Assessment.", "DBLP authors": ["Fritz G. Previlon", "Charu Kalra", "Devesh Tiwari", "David R. Kaeli"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714781", "OA papers": [{"PaperId": "https://openalex.org/W2945222589", "PaperTitle": "PCFI: Program Counter Guided Fault Injection for Accelerating GPU Reliability Assessment", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Fritz Previlon", "Charu Kalra", "Devesh Tiwari", "David Kaeli"]}]}, {"DBLP title": "Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND Flash.", "DBLP authors": ["Weihua Liu", "Fei Wu", "Meng Zhang", "Yifei Wang", "Zhonghai Lu", "Xiangfeng Lu", "Changsheng Xie"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714941", "OA papers": [{"PaperId": "https://openalex.org/W2946515628", "PaperTitle": "Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND Flash", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Huazhong University of Science and Technology": 5.0, "Royal Institute of Technology": 1.0, "Beijing Memblaze Technology Co., Ltd, China": 1.0}, "Authors": ["Weihua Liu", "Fei Wu", "Meng Zhang", "Yifei Wang", "Zhonghai Lu", "Xiangfeng Lu", "Changsheng Xie"]}]}, {"DBLP title": "Hidden-Delay-Fault Sensor for Test, Reliability and Security.", "DBLP authors": ["Giorgio Di Natale", "Elena Ioana Vatajelu", "Kalpana Senthamarai Kannan", "Lorena Anghel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714891", "OA papers": [{"PaperId": "https://openalex.org/W2945714310", "PaperTitle": "Hidden-Delay-Fault Sensor for Test, Reliability and Security", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Giorgio Di Natale", "Elena I. Vatajelu", "Kalpana Senthamarai Kannan", "Lorena Anghel"]}]}, {"DBLP title": "Effect of Device Variation on Mapping Binary Neural Network to Memristor Crossbar Array.", "DBLP authors": ["Wooseok Yi", "Yulhwa Kim", "Jae-Joon Kim"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714817", "OA papers": [{"PaperId": "https://openalex.org/W2945561934", "PaperTitle": "Effect of Device Variation on Mapping Binary Neural Network to Memristor Crossbar Array", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["Wooseok Yi", "Yulhwa Kim", "Jae-Joon Kim"]}]}, {"DBLP title": "Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning.", "DBLP authors": ["Daijoon Hyun", "Yuepeng Fan", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715016", "OA papers": [{"PaperId": "https://openalex.org/W2944851644", "PaperTitle": "Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Daijoon Hyun", "Yuepeng Fan", "Youngsoo Shin"]}]}, {"DBLP title": "A Mixed-Height Standard Cell Placement Flow for Digital Circuit Blocks*.", "DBLP authors": ["Yi-Cheng Zhao", "Yu-Chieh Lin", "Ting-Chi Wang", "Ting-Hsiung Wang", "Yun-Ru Wu", "Hsin-Chang Lin", "Shu-Yi Kao"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714849", "OA papers": [{"PaperId": "https://openalex.org/W2946425272", "PaperTitle": "A Mixed-Height Standard Cell Placement Flow for Digital Circuit Blocks*", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0, "Realtek (Taiwan)": 4.0}, "Authors": ["Yicheng Zhao", "Yu-Chieh Lin", "Ting-Chi Wang", "Ting-Hsiung Wang", "Yun-Ru Wu", "Hsin-Chang Lin", "Shu-Yi Kao"]}]}, {"DBLP title": "Aggressive Memory Speculation in HW/SW Co-Designed Machines.", "DBLP authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715010", "OA papers": [{"PaperId": "https://openalex.org/W2933144558", "PaperTitle": "Aggressive Memory Speculation in HW/SW Co-Designed Machines", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5}, "Authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"]}]}, {"DBLP title": "Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs.", "DBLP authors": ["Satyajit Das", "Kevin J. M. Martin", "Philippe Coussy"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715288", "OA papers": [{"PaperId": "https://openalex.org/W2945149511", "PaperTitle": "Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern Brittany": 3.0}, "Authors": ["Satyajit Das", "Kevin J. Martin", "Philippe Coussy"]}]}, {"DBLP title": "Thermal-Aware Design and Flow for FPGA Performance Improvement.", "DBLP authors": ["Behnam Khaleghi", "Tajana Simunic Rosing"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715183", "OA papers": [{"PaperId": "https://openalex.org/W2946063265", "PaperTitle": "Thermal-Aware Design and Flow for FPGA Performance Improvement", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Behnam Khaleghi", "Tajana Rosing"]}]}, {"DBLP title": "FIXER: Flow Integrity Extensions for Embedded RISC-V.", "DBLP authors": ["Asmit De", "Aditya Basu", "Swaroop Ghosh", "Trent Jaeger"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714980", "OA papers": [{"PaperId": "https://openalex.org/W2946534662", "PaperTitle": "FIXER: Flow Integrity Extensions for Embedded RISC-V", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Asmit De", "Aditya Basu", "Swaroop Ghosh", "Trent Jaeger"]}]}, {"DBLP title": "Automated Activation of Multiple Targets in RTL Models using Concolic Testing.", "DBLP authors": ["Yangdi Lyu", "Alif Ahmed", "Prabhat Mishra"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714989", "OA papers": [{"PaperId": "https://openalex.org/W2945063386", "PaperTitle": "Automated Activation of Multiple Targets in RTL Models using Concolic Testing", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Yangdi Lyu", "Alif Ahmed", "Prabhat Mishra"]}]}, {"DBLP title": "Verifying Instruction Set Simulators using Coverage-guided Fuzzing*.", "DBLP authors": ["Vladimir Herdt", "Daniel Gro\u00dfe", "Hoang M. Le", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714912", "OA papers": [{"PaperId": "https://openalex.org/W2945056715", "PaperTitle": "Verifying Instruction Set Simulators using Coverage-guided Fuzzing", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["Vladimir Herdt", "Grose, Daniel, ca.", "Hoang M. Le", "Rolf Drechsler"]}]}, {"DBLP title": "Data Flow Testing for SystemC-AMS Timed Data Flow Models.", "DBLP authors": ["Muhammad Hassan", "Daniel Gro\u00dfe", "Hoang M. Le", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714903", "OA papers": [{"PaperId": "https://openalex.org/W2945784709", "PaperTitle": "Data Flow Testing for SystemC-AMS Timed Data Flow Models", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cyber-Physical Systems, DFKI GmbH, Bremen, 28359, Germany": 3.0, "University of Bremen": 1.0}, "Authors": ["Muhammad Hassan", "Grose, Daniel, ca.", "Hoang M. Le", "Rolf Drechsler"]}]}, {"DBLP title": "SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.", "DBLP authors": ["Valerio Tenace", "Roberto Giorgio Rizzo", "Debjyoti Bhattacharjee", "Anupam Chattopadhyay", "Andrea Calimera"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714939", "OA papers": [{"PaperId": "https://openalex.org/W2944847443", "PaperTitle": "SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Turin": 3.0, "Nanyang Technological University": 2.0}, "Authors": ["Valerio Tenace", "Roberto Rizzo", "Debjyoti Bhattacharjee", "Anupam Chattopadhyay", "Andrea Calimera"]}]}, {"DBLP title": "GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM.", "DBLP authors": ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715270", "OA papers": [{"PaperId": "https://openalex.org/W2945829174", "PaperTitle": "GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM", "Year": 2019, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Central Florida": 4.0}, "Authors": ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"]}]}, {"DBLP title": "CORN: In-Buffer Computing for Binary Neural Network.", "DBLP authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Weisheng Zhao", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715265", "OA papers": [{"PaperId": "https://openalex.org/W2946585648", "PaperTitle": "CORN: In-Buffer Computing for Binary Neural Network", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Beihang University": 4.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Weisheng Zhao", "Yuan Xie"]}]}, {"DBLP title": "An Energy Efficient Non-Volatile Flip-Flop based on CoMET Technology.", "DBLP authors": ["Robert Perricone", "Zhaoxin Liang", "Meghna G. Mankalale", "Michael T. Niemier", "Sachin S. Sapatnekar", "Jianping Wang", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714916", "OA papers": [{"PaperId": "https://openalex.org/W2945244340", "PaperTitle": "An Energy Efficient Non-Volatile Flip-Flop based on CoMET Technology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Notre Dame": 3.0, "University of Minnesota": 4.0}, "Authors": ["Robert Perricone", "Zhaoxin Liang", "Meghna G. Mankalale", "Michael Niemier", "Sachin S. Sapatnekar", "Jian-Ping Wang", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Hardware Trojans in Emerging Non-Volatile Memories.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Karthikeyan Nagarajan", "Swaroop Ghosh"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714843", "OA papers": [{"PaperId": "https://openalex.org/W2945180328", "PaperTitle": "Hardware Trojans in Emerging Non-Volatile Memories", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mohammad Monirujjaman Khan", "Karthikeyan Nagarajan", "Swaroop Ghosh"]}]}, {"DBLP title": "Evaluating Assertion Set Completeness to Expose Hardware Trojans and Verification Blindspots.", "DBLP authors": ["Nicole Fern", "Kwang-Ting (Tim) Cheng"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714883", "OA papers": [{"PaperId": "https://openalex.org/W2945806792", "PaperTitle": "Evaluating Assertion Set Completeness to Expose Hardware Trojans and Verification Blindspots", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Nicole Fern", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Efficient Test Generation for Trojan Detection using Side Channel Analysis.", "DBLP authors": ["Yangdi Lyu", "Prabhat Mishra"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715179", "OA papers": [{"PaperId": "https://openalex.org/W2946445864", "PaperTitle": "Efficient Test Generation for Trojan Detection using Side Channel Analysis", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Yangdi Lyu", "Prabhat Mishra"]}]}, {"DBLP title": "A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL.", "DBLP authors": ["Abhrajit Sengupta", "Mohammed Nabeel", "Johann Knechtel", "Ozgur Sinanoglu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715281", "OA papers": [{"PaperId": "https://openalex.org/W3099207450", "PaperTitle": "A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"New York University": 4.0}, "Authors": ["Abhrajit Sengupta", "Mohammed Nabeel", "Johann Knechtel", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Design Optimization of Frame Preemption in Real-Time Switched Ethernet.", "DBLP authors": ["Taeju Park", "Soheil Samii", "Kang G. Shin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714953", "OA papers": [{"PaperId": "https://openalex.org/W2946499629", "PaperTitle": "Design Optimization of Frame Preemption in Real-Time Switched Ethernet", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "General Motors (United States)": 1.0}, "Authors": ["Tae-Ju Park", "Soheil Samii", "Kang G. Shin"]}]}, {"DBLP title": "CUBA: Chained Unanimous Byzantine Agreement for Decentralized Platoon Management.", "DBLP authors": ["Emanuel Regnath", "Sebastian Steinhorst"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715047", "OA papers": [{"PaperId": "https://openalex.org/W2944829196", "PaperTitle": "CUBA: Chained Unanimous Byzantine Agreement for Decentralized Platoon Management", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Emanuel Regnath", "Sebastian Steinhorst"]}]}, {"DBLP title": "Decentralized Non-Neighbor Active Charge Balancing in Large Battery Packs.", "DBLP authors": ["Alexander Lamprecht", "Martin Baumann", "Tobias Massier", "Sebastian Steinhorst"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714894", "OA papers": [{"PaperId": "https://openalex.org/W2946512647", "PaperTitle": "Decentralized Non-Neighbor Active Charge Balancing in Large Battery Packs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TUMCREATE, Singapore": 2.0, "Technical University of Munich": 2.0}, "Authors": ["Alexander Lamprecht", "Martin Baumann", "Tobias Massier", "Sebastian Steinhorst"]}]}, {"DBLP title": "TEEM: Online Thermal- and Energy-Efficiency Management on CPU-GPU MPSoCs.", "DBLP authors": ["Samuel Isuwa", "Somdip Dey", "Amit Kumar Singh", "Klaus D. McDonald-Maier"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714794", "OA papers": [{"PaperId": "https://openalex.org/W2945632225", "PaperTitle": "TEEM: Online Thermal- and Energy-Efficiency Management on CPU-GPU MPSoCs", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Maiduguri": 1.0, "University of Essex": 3.0}, "Authors": ["Samuel Isuwa", "Somdip Dey", "Amit Singh", "Klaus D. McDonald-Maier"]}]}, {"DBLP title": "Predicting Critical Warps in Near-Threshold GPGPU Applications using a Dynamic Choke Point Analysis.", "DBLP authors": ["Sourav Sanyal", "Prabal Basu", "Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715059", "OA papers": [{"PaperId": "https://openalex.org/W2946176905", "PaperTitle": "Predicting Critical Warps in Near-Threshold GPGPU Applications using a Dynamic Choke Point Analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Utah State University": 5.0}, "Authors": ["S. Sanyal", "Prabal Basu", "Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Fast and Low-Precision Learning in GPU-Accelerated Spiking Neural Network.", "DBLP authors": ["Xueyuan She", "Yun Long", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714846", "OA papers": [{"PaperId": "https://openalex.org/W2944910788", "PaperTitle": "Fast and Low-Precision Learning in GPU-Accelerated Spiking Neural Network", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Xueyuan She", "Yun Long", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "fbPDR: In-depth combination of forward and backward analysis in Property Directed Reachability.", "DBLP authors": ["Tobias Seufert", "Christoph Scholl"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714819", "OA papers": [{"PaperId": "https://openalex.org/W2945072110", "PaperTitle": "fbPDR: In-depth combination of forward and backward analysis in Property Directed Reachability", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Tobias Seufert", "Christoph Scholl"]}]}, {"DBLP title": "High Coverage Concolic Equivalence Checking.", "DBLP authors": ["Pritam Roy", "Sagar Chaki", "Pankaj Chauhan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715131", "OA papers": [{"PaperId": "https://openalex.org/W2944821975", "PaperTitle": "High Coverage Concolic Equivalence Checking", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens (Hungary)": 2.0}, "Authors": ["Pritam Roy", "Sagar Chaki", "Pankaj Chauhan"]}]}, {"DBLP title": "Bosphorus: Bridging ANF and CNF Solvers.", "DBLP authors": ["Davin Choo", "Mate Soos", "Kian Ming Adam Chai", "Kuldeep S. Meel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715061", "OA papers": [{"PaperId": "https://openalex.org/W2904295142", "PaperTitle": "Bosphorus: Bridging ANF and CNF Solvers", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"DSO National Laboratories": 2.0, "National University of Singapore": 2.0}, "Authors": ["Davin Choo", "Mate Soos", "Kian Ming A. Chai", "Kuldeep S. Meel"]}]}, {"DBLP title": "CUDA au Coq: A Framework for Machine-validating GPU Assembly Programs.", "DBLP authors": ["Benjamin Ferrell", "Jun Duan", "Kevin W. Hamlen"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715160", "OA papers": [{"PaperId": "https://openalex.org/W2945413692", "PaperTitle": "CUDA au Coq: A Framework for Machine-validating GPU Assembly Programs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas, Dallas#TAB#": 3.0}, "Authors": ["Benjamin A. Ferrell", "Jun Duan", "Kevin W. Hamlen"]}]}, {"DBLP title": "AXIOM: A Scalable, Efficient and Reconfigurable Embedded Platform.", "DBLP authors": ["Roberto Giorgi", "Marco Procaccini", "Farnam Khalili"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715168", "OA papers": [{"PaperId": "https://openalex.org/W2945571264", "PaperTitle": "AXIOM: A Scalable, Efficient and Reconfigurable Embedded Platform", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Siena": 3.0}, "Authors": ["Roberto Giorgi", "Marco Procaccini", "Farnam Khalili"]}]}, {"DBLP title": "Applications of Computation-In-Memory Architectures based on Memristive Devices.", "DBLP authors": ["Said Hamdioui", "Hoang Anh Du Nguyen", "Mottaqiallah Taouil", "Abu Sebastian", "Manuel Le Gallo", "Sandeep Pande", "Siebren Schaafsma", "Francky Catthoor", "Shidhartha Das", "Fernando Garc\u00eda-Redondo", "Geethan Karunaratne", "Abbas Rahimi", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715020", "OA papers": [{"PaperId": "https://openalex.org/W2945684349", "PaperTitle": "Applications of Computation-In-Memory Architectures based on Memristive Devices", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Delft University of Technology": 3.0, "IBM Research - Zurich": 2.0, "Imec the Netherlands": 2.0, "Imec": 1.0, "ARM (United Kingdom)": 2.0, "ETH Zurich": 3.0}, "Authors": ["Said Hamdioui", "Hoang Anh Du Nguyen", "Mottaqiallah Taouil", "Abu Sebastian", "Manuel Le Gallo", "Sandeep Pande", "Siebren Schaafsma", "Francky Catthoor", "Shidhartha Das", "Fernando Garcia Redondo", "Geethan Karunaratne", "Abbas Rahimi", "Luca Benini"]}]}, {"DBLP title": "Chip-to-Cloud: an Autonomous and Energy Efficient Platform for Smart Vision Applications.", "DBLP authors": ["Alberto Scionti", "Simone Ciccia", "Olivier Terzo", "Giorgio Giordanengo"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714929", "OA papers": [{"PaperId": "https://openalex.org/W2946329152", "PaperTitle": "Chip-to-Cloud: an Autonomous and Energy Efficient Platform for Smart Vision Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Istituto Superiore Mario Boella": 4.0}, "Authors": ["Alberto Scionti", "S. Ciccia", "Olivier Terzo", "Giorgio Giordanengo"]}]}, {"DBLP title": "On the Use of Hackathons to Enhance Collaboration in Large Collaborative Projects : - A Preliminary Case Study of the MegaM@Rt2 EU Project -.", "DBLP authors": ["Andrey Sadovykh", "Dragos Truscan", "Pierluigi Pierini", "Gunnar Widforss", "Adnan Ashraf", "Hugo Bruneliere", "Pavel Smrz", "Alessandra Bagnato", "Wasif Afzal", "Alexandra Espinosa Hortelano"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715247", "OA papers": [{"PaperId": "https://openalex.org/W2945515026", "PaperTitle": "On the Use of Hackathons to Enhance Collaboration in Large Collaborative Projects : - A Preliminary Case Study of the MegaM@Rt2 EU Project -", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Innopolis University": 1.0, "\u00c5bo Akademi University": 2.0, "INTECS (Italy)": 1.0, "M\u00e4lardalen University": 3.0, "IMT Atlantique": 1.0, "Brno University of Technology": 1.0, "Softeam Research and Development Department, Paris, France": 1.0}, "Authors": ["Andrey Sadovykh", "Dragos Truscan", "Pierluigi Pierini", "Gunnar Widforss", "Adnan Ashraf", "Hugo Bruneliere", "Pavel Smrz", "Alessandra Bagnato", "Wasif Afzal", "Alexandra Espinosa Hortelano"]}]}, {"DBLP title": "Realization of Four-Terminal Switching Lattices: Technology Development and Circuit Modeling.", "DBLP authors": ["Serzat Safaltin", "Oguz Gencer", "Muhammed Ceylan Morg\u00fcl", "Levent Aksoy", "Sebahattin Gurmen", "Csaba Andras Moritz", "Mustafa Altun"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715123", "OA papers": [{"PaperId": "https://openalex.org/W2945582562", "PaperTitle": "Realization of Four-Terminal Switching Lattices: Technology Development and Circuit Modeling", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Istanbul Technical University": 6.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Serzat Safaltin", "Oguz Gencer", "Muhammed Ceylan Morgul", "Levent Aksoy", "Sebahattin G\u00fcrmen", "Csaba Andras Moritz", "Mustafa Altun"]}]}, {"DBLP title": "SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design.", "DBLP authors": ["Pete Ehrett", "Todd M. Austin", "Valeria Bertacco"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714998", "OA papers": [{"PaperId": "https://openalex.org/W2946055491", "PaperTitle": "SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Pete Ehrett", "Todd Austin", "Valeria Bertacco"]}]}, {"DBLP title": "WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "DBLP authors": ["Aditya Narayan", "Yvain Thonnart", "Pascal Vivet", "C\u00e9sar Fuguet Tortolero", "Ayse K. Coskun"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715036", "OA papers": [{"PaperId": "https://openalex.org/W2945773942", "PaperTitle": "WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Boston University": 2.0, "Grenoble Alpes University": 3.0}, "Authors": ["Aditya Narayan", "Yvain Thonnart", "Pascal Vivet", "Cesar Fuguet Tortolero", "Ayse K. Coskun"]}]}, {"DBLP title": "REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "DBLP authors": ["Biresh Kumar Joardar", "Bing Li", "Janardhan Rao Doppa", "Hai Li", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714802", "OA papers": [{"PaperId": "https://openalex.org/W2945497771", "PaperTitle": "REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Washington State University": 3.0, "Duke University": 3.0}, "Authors": ["Biresh Kumar Joardar", "Bing Li", "Janardhan Rao Doppa", "Hai Li", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Design Obfuscation through Selective Post-Fabrication Transistor-Level Programming.", "DBLP authors": ["Mustafa M. Shihab", "Jingxiang Tian", "Gaurav Rajavendra Reddy", "Bo Hu", "William Swartz", "Benjamin Carri\u00f3n Sch\u00e4fer", "Carl Sechen", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714856", "OA papers": [{"PaperId": "https://openalex.org/W2946105399", "PaperTitle": "Design Obfuscation through Selective Post-Fabrication Transistor-Level Programming", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Dallas": 8.0}, "Authors": ["Mustafa M. Shihab", "Jingxiang Tian", "Gaurav Rajavendra Reddy", "Bo Hu", "William H. Swartz", "Benjamin J Schaefer", "Carl Sechen", "Yiorgos Makris"]}]}, {"DBLP title": "KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation.", "DBLP authors": ["Kaveh Shamsi", "Meng Li", "David Z. Pan", "Yier Jin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715053", "OA papers": [{"PaperId": "https://openalex.org/W2946592689", "PaperTitle": "KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation", "Year": 2019, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Florida": 2.0, "The University of Texas at Austin": 2.0}, "Authors": ["Kaveh Shamsi", "Lianqing Liu", "David Z. Pan", "Yier Jin"]}]}, {"DBLP title": "Piercing Logic Locking Keys through Redundancy Identification.", "DBLP authors": ["Leon Li", "Alex Orailoglu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714955", "OA papers": [{"PaperId": "https://openalex.org/W2945557633", "PaperTitle": "Piercing Logic Locking Keys through Redundancy Identification", "Year": 2019, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Leon Li", "Alex Orailoglu"]}]}, {"DBLP title": "FlexiCheck: An Adaptive Checkpointing Architecture for Energy Harvesting Devices.", "DBLP authors": ["Priyanka Singla", "Shubhankar Suman Singh", "Smruti R. Sarangi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715130", "OA papers": [{"PaperId": "https://openalex.org/W2944925296", "PaperTitle": "FlexiCheck: An Adaptive Checkpointing Architecture for Energy Harvesting Devices", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Priyanka Singla", "Shubhankar K. Singh", "Smruti R. Sarangi"]}]}, {"DBLP title": "Hardware-Accelerated Energy-Efficient Synchronization and Communication for Ultra-Low-Power Tightly Coupled Clusters.", "DBLP authors": ["Florian Glaser", "Germain Haugou", "Davide Rossi", "Qiuting Huang", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715266", "OA papers": [{"PaperId": "https://openalex.org/W2945751418", "PaperTitle": "Hardware-Accelerated Energy-Efficient Synchronization and Communication for Ultra-Low-Power Tightly Coupled Clusters", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 4.0, "University of Bologna": 1.0}, "Authors": ["Florian Glaser", "Germain Haugou", "Davide Rossi", "Qiuting Huang", "Luca Benini"]}]}, {"DBLP title": "MAMUT: Multi-Agent Reinforcement Learning for Efficient Real-Time Multi-User Video Transcoding.", "DBLP authors": ["Luis Costero", "Arman Iranfar", "Marina Zapater", "Francisco D. Igual", "Katzalin Olcoz", "David Atienza"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715256", "OA papers": [{"PaperId": "https://openalex.org/W2945414182", "PaperTitle": "MAMUT: Multi-Agent Reinforcement Learning for Efficient Real-Time Multi-User Video Transcoding", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universidad Complutense de Madrid": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Luis Costero", "Arman Iranfar", "Marina Zapater", "Francisco D. Igual", "Katzalin Olcoz", "David Atienza"]}]}, {"DBLP title": "A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions.", "DBLP authors": ["Hameeza Ahmed", "Paulo C. Santos", "Jo\u00e3o Paulo C. de Lima", "Rafael F\u00e3o de Moura", "Marco A. Z. Alves", "Antonio C. S. Beck", "Luigi Carro"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714956", "OA papers": [{"PaperId": "https://openalex.org/W2945951882", "PaperTitle": "A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"NED University of Engineering and Technology": 1.0, "Federal University of Rio Grande do Sul": 5.0, "Federal University of Paran\u00e1": 1.0}, "Authors": ["Hameeza Ahmed", "Paulo S\u00e9rgio da Silva Santos", "Joao A.C. Lima", "Rafael Rios Moura", "Marco G. Alves", "Antonio Carlos Schneider Beck", "Luigi Carro"]}]}, {"DBLP title": "Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications.", "DBLP authors": ["Arian Maghazeh", "Sudipta Chattopadhyay", "Petru Eles", "Zebo Peng"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714861", "OA papers": [{"PaperId": "https://openalex.org/W2946829662", "PaperTitle": "Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Link\u00f6ping University": 3.0, "Singapore University of Technology and Design": 1.0}, "Authors": ["Arian Maghazeh", "Sudipta Chattopadhyay", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Data Subsetting: A Data-Centric Approach to Approximate Computing.", "DBLP authors": ["Younghoon Kim", "Swagath Venkataramani", "Nitin Chandrachoodan", "Anand Raghunathan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714872", "OA papers": [{"PaperId": "https://openalex.org/W2946574806", "PaperTitle": "Data Subsetting: A Data-Centric Approach to Approximate Computing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 2.0, "IBM (United States)": 1.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Younghoon Kim", "Swagath Venkataramani", "Nitin Chandrachoodan", "Anand Raghunathan"]}]}, {"DBLP title": "TransRec: Improving Adaptability in Single-ISA Heterogeneous Systems with Transparent and Reconfigurable Acceleration.", "DBLP authors": ["Marcelo Brandalero", "Muhammad Shafique", "Luigi Carro", "Antonio Carlos Schneider Beck"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715121", "OA papers": [{"PaperId": "https://openalex.org/W2945284842", "PaperTitle": "TransRec: Improving Adaptability in Single-ISA Heterogeneous Systems with Transparent and Reconfigurable Acceleration", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "TU Wien": 1.0}, "Authors": ["Marcelo Brandalero", "Muhammad Shafique", "Luigi Carro", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "CADE: Configurable Approximate Divider for Energy Efficiency.", "DBLP authors": ["Mohsen Imani", "Ricardo Garcia", "Andrew Huang", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715112", "OA papers": [{"PaperId": "https://openalex.org/W2945727575", "PaperTitle": "CADE: Configurable Approximate Divider for Energy Efficiency", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Ricardo Alexandrino Garcia", "Andrew T. Huang", "Tajana Rosing"]}]}, {"DBLP title": "HCFTL: A Locality-Aware Page-Level Flash Translation Layer.", "DBLP authors": ["Hao Chen", "Cheng Li", "Yubiao Pan", "Min Lyu", "Yongkun Li", "Yinlong Xu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715252", "OA papers": [{"PaperId": "https://openalex.org/W2945001876", "PaperTitle": "HCFTL: A Locality-Aware Page-Level Flash Translation Layer", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Science and Technology of China": 5.0, "Huaqiao University": 1.0}, "Authors": ["Hao Chen", "Cheng Li", "Yubiao Pan", "Min Lyu", "Yongkun Li", "Yinlong Xu"]}]}, {"DBLP title": "Model Checking is Possible to Verify Large-scale Vehicle Distributed Application Systems.", "DBLP authors": ["Haitao Zhang", "Ayang Tuo", "Guoqiang Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714795", "OA papers": [{"PaperId": "https://openalex.org/W2946169820", "PaperTitle": "Model Checking is Possible to Verify Large-scale Vehicle Distributed Application Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lanzhou University": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Hai-Tao Zhang", "Ayang Tuo", "Guoqiang Li"]}]}, {"DBLP title": "Automatic Assertion Generation from Natural Language Specifications Using Subtree Analysis.", "DBLP authors": ["Junchen Zhao", "Ian G. Harris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714857", "OA papers": [{"PaperId": "https://openalex.org/W2946741689", "PaperTitle": "Automatic Assertion Generation from Natural Language Specifications Using Subtree Analysis", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Junchen Zhao", "Ian A. Harris"]}]}, {"DBLP title": "Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing.", "DBLP authors": ["Hoang M. Le", "Daniel Gro\u00dfe", "Niklas Bruns", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714927", "OA papers": [{"PaperId": "https://openalex.org/W2946718325", "PaperTitle": "Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bremen": 3.0, "Cyber-Physical Systems, DFKI GmbH, Bremen, 28359, Germany": 1.0}, "Authors": ["Hoang M. Le", "Grose, Daniel, ca.", "Niklas Bruns", "Rolf Drechsler"]}]}, {"DBLP title": "Design Optimization for Hardware-Based Message Filters in Broadcast Buses.", "DBLP authors": ["Lea Sch\u00f6nberger", "Georg von der Br\u00fcggen", "Horst Schirmeier", "Jian-Jia Chen"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714793", "OA papers": [{"PaperId": "https://openalex.org/W2945667383", "PaperTitle": "Design Optimization for Hardware-Based Message Filters in Broadcast Buses", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Dortmund University": 4.0}, "Authors": ["Lea Schonberger", "Georg von der Bruggen", "Horst Schirmeier", "Jian-Jia Chen"]}]}, {"DBLP title": "Vehicle Sequence Reordering with Cooperative Adaptive Cruise Control.", "DBLP authors": ["Ta-Wei Huang", "Yun-Yun Tsai", "Chung-Wei Lin", "Tsung-Yi Ho"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714722", "OA papers": [{"PaperId": "https://openalex.org/W2945164690", "PaperTitle": "Vehicle Sequence Reordering with Cooperative Adaptive Cruise Control", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "National Taiwan University": 1.0}, "Authors": ["Ta-Wei Huang", "Yun-Yun Tsai", "Chung-Wei Lin", "Tsung-Yi Ho"]}]}, {"DBLP title": "Using Statistical Model Checking to Assess Reliability for Bathtub-Shaped Failure Rates.", "DBLP authors": ["Josef Strnadel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714878", "OA papers": [{"PaperId": "https://openalex.org/W2946173969", "PaperTitle": "Using Statistical Model Checking to Assess Reliability for Bathtub-Shaped Failure Rates", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Josef Strnadel"]}]}, {"DBLP title": "Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs.", "DBLP authors": ["Aman Goel", "Karem A. Sakallah"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715289", "OA papers": [{"PaperId": "https://openalex.org/W2946659027", "PaperTitle": "Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Aman Goel", "Karem A. Sakallah"]}]}, {"DBLP title": "Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach.", "DBLP authors": ["Dimosthenis Masouros", "Konstantina Koliogeorgi", "Georgios Zervakis", "Alexandra Kosvyra", "Achilleas Chytas", "Sotirios Xydis", "Ioanna Chouvarda", "Dimitrios Soudris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714934", "OA papers": [{"PaperId": "https://openalex.org/W2946530566", "PaperTitle": "Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Technical University of Athens": 5.0, "Aristotle University of Thessaloniki": 3.0}, "Authors": ["Dimosthenis Masouros", "Konstantina Koliogeorgi", "George-John E. Nychas", "Alexandra Kosvyra", "Achilleas Chytas", "Sotirios Xydis", "Ioanna Chouvarda", "Dimitrios Soudris"]}]}, {"DBLP title": "Modular FPGA Acceleration of Data Analytics in Heterogenous Computing.", "DBLP authors": ["Elias Koromilas", "Christoforos Kachris", "Dimitrios Soudris", "Francisco J. Ballesteros", "Patricio Mart\u00ednez", "Ricardo Jim\u00e9nez-Peris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715018", "OA papers": [{"PaperId": "https://openalex.org/W2946366807", "PaperTitle": "Modular FPGA Acceleration of Data Analytics in Heterogenous Computing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NTUA, Athens, Greece": 1.0, "Institute of Communication and Computer Systems": 2.0, "King Juan Carlos University": 1.0, "Acerinox (Spain)": 2.0}, "Authors": ["Elias Koromilas", "Christoforos Kachris", "Dimitrios Soudris", "Francisco J. Ballesteros", "Patricio Mart\u00ednez", "Ricardo Jim\u00e9nez-Peris"]}]}, {"DBLP title": "ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "DBLP authors": ["Siyuan Xiao", "Xiaohang Wang", "Maurizio Palesi", "Amit Kumar Singh", "Terrence S. T. Mak"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715189", "OA papers": [{"PaperId": "https://openalex.org/W2945783466", "PaperTitle": "ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"South China University of Technology": 2.0, "University of Catania": 1.0, "University of Essex": 1.0, "University of Southampton": 1.0}, "Authors": ["Siyuan Xiao", "Xiaohang Wang", "Maurizio Palesi", "Amit Singh", "Terrence Mak"]}]}, {"DBLP title": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "DBLP authors": ["Lulwah Alhubail", "Nader Bagherzadeh"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714769", "OA papers": [{"PaperId": "https://openalex.org/W2946758969", "PaperTitle": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Lulwah Alhubail", "Nader Bagherzadeh"]}]}, {"DBLP title": "Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations.", "DBLP authors": ["Arash Fayyazi", "Soheil Shababi", "Pierluigi Nuzzo", "Shahin Nazarian", "Massoud Pedram"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715251", "OA papers": [{"PaperId": "https://openalex.org/W2945434047", "PaperTitle": "Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Southern California": 5.0}, "Authors": ["Arash Fayyazi", "Soheil Shababi", "Pierluigi Nuzzo", "Shahin Nazarian", "Massoud Pedram"]}]}, {"DBLP title": "Partial Encryption of Behavioral IPs to Selectively Control the Design Space in High-Level Synthesis.", "DBLP authors": ["Zi Wang", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714920", "OA papers": [{"PaperId": "https://openalex.org/W2945129404", "PaperTitle": "Partial Encryption of Behavioral IPs to Selectively Control the Design Space in High-Level Synthesis", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Zi Wang", "Benjamin W. Schafer"]}]}, {"DBLP title": "Software-Hardware Co-Design of Multi-Standard Digital Baseband Processor for IoT.", "DBLP authors": ["Hela Belhadj Amor", "Carolynn Bernier"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714963", "OA papers": [{"PaperId": "https://openalex.org/W2945850944", "PaperTitle": "Software-Hardware Co-Design of Multi-Standard Digital Baseband Processor for IoT", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"CEA LETI": 2.0}, "Authors": ["Hela Belhadj Amor", "Carolynn Bernier"]}]}, {"DBLP title": "Taming Data Caches for Predictable Execution on GPU-based SoCs.", "DBLP authors": ["Bj\u00f6rn Forsberg", "Luca Benini", "Andrea Marongiu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715255", "OA papers": [{"PaperId": "https://openalex.org/W2946131706", "PaperTitle": "Taming Data Caches for Predictable Execution on GPU-based SoCs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Swiss Federal Institute of Technology Zurich": 1.0, "University of Bologna": 2.0}, "Authors": ["Bj\u00f6rn O. Forsberg", "Luca Benini", "Andrea Marongiu"]}]}, {"DBLP title": "Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA.", "DBLP authors": ["Giuseppe Tagliavini", "Stefan Mach", "Davide Rossi", "Andrea Marongiu", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714897", "OA papers": [{"PaperId": "https://openalex.org/W2946705112", "PaperTitle": "Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bologna": 3.0, "ETH Zurich": 2.0}, "Authors": ["Giuseppe Tagliavini", "Stefan Mach", "Davide Rossi", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "vDARM: Dynamic Adaptive Resource Management for Virtualized Multiprocessor Systems.", "DBLP authors": ["Jianmin Qian", "Jian Li", "Ruhui Ma", "Haibing Guan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715048", "OA papers": [{"PaperId": "https://openalex.org/W2967130157", "PaperTitle": "vDARM: Dynamic Adaptive Resource Management for Virtualized Multiprocessor Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Jianmin Qian", "Jian Li", "Ruhui Ma", "Haibing Guan"]}]}, {"DBLP title": "NTX: An Energy-efficient Streaming Accelerator for Floating-point Generalized Reduction Workloads in 22 nm FD-SOI.", "DBLP authors": ["Fabian Schuiki", "Michael Schaffner", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715007", "OA papers": [{"PaperId": "https://openalex.org/W2902058806", "PaperTitle": "NTX: An Energy-efficient Streaming Accelerator for Floating-point Generalized Reduction Workloads in 22 nm FD-SOI", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Fabian Schuiki", "Michael Schaffner", "Luca Benini"]}]}, {"DBLP title": "Coherently Attached Programmable Near-Memory Acceleration Platform and its application to Stencil Processing.", "DBLP authors": ["Jan van Lunteren", "Ronald P. Luijten", "Dionysios Diamantopoulos", "Florian Auernhammer", "Christoph Hagleitner", "Lorenzo Chelini", "Stefano Corda", "Gagandeep Singh"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715088", "OA papers": [{"PaperId": "https://openalex.org/W2945759464", "PaperTitle": "Coherently Attached Programmable Near-Memory Acceleration Platform and its application to Stencil Processing", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM Research - Zurich": 8.0}, "Authors": ["Jan van Lunteren", "Ronald P. Luijten", "Dionysios Diamantopoulos", "Florian Auernhammer", "Christoph Hagleitner", "Lorenzo Chelini", "Stefano Corda", "Gagandeep Singh"]}]}, {"DBLP title": "Advanced 3D Technologies and Architectures for 3D Smart Image Sensors.", "DBLP authors": ["Pascal Vivet", "Gilles Sicard", "Laurent Millet", "St\u00e9phane Chevobbe", "Karim Ben Chehida", "Luis Angel Cubero", "Monte Alegre", "Maxence Bouvier", "Alexandre Valentian", "Maria Lepecq", "Thomas Dombek", "Olivier Bichler", "S\u00e9bastien Thuries", "Didier Lattard", "S\u00e9verine Cheramy", "Perrine Batude", "Fabien Clermidy"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714886", "OA papers": [{"PaperId": "https://openalex.org/W2945042052", "PaperTitle": "Advanced 3D Technologies and Architectures for 3D Smart Image Sensors", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"CEA LETI": 17.0}, "Authors": ["Pascal Vivet", "Gilles Sicard", "Laurent Millet", "St\u00e9phane Chevobbe", "Karim Ben Chehida", "Luis N\u00fa\u00f1ez Cubero", "Monte Alegre", "Maxence Bouvier", "Alexandre Valentian", "Maria Lepecq", "Thomas Dombek", "Olivier Bichler", "Sebastien Thuries", "Didier Lattard", "Cheramy Severine", "Perrine Batude", "Fabien Clermidy"]}]}, {"DBLP title": "A Camera with Brain - Embedding Machine Learning in 3D Sensors.", "DBLP authors": ["Burhan Ahmad Mudassar", "Priyabrata Saha", "Yun Long", "Mohammad Faisal Amir", "Evan Gebhardt", "Taesik Na", "Jong Hwan Ko", "Marilyn Wolf", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715258", "OA papers": [{"PaperId": "https://openalex.org/W2945853717", "PaperTitle": "A Camera with Brain \u2013 Embedding Machine Learning in 3D Sensors", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 9.0}, "Authors": ["Burhan Ahmad Mudassar", "Priyabrata Saha", "Yun Long", "Muhammad Amir", "Evan Gebhardt", "Taesik Na", "Jong Min Ko", "Marilyn Wolf", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "IoT2 - the Internet of Tiny Things: Realizing mm-Scale Sensors through 3D Die Stacking.", "DBLP authors": ["Sechang Oh", "Minchang Cho", "Xiao Wu", "Yejoong Kim", "Li-Xuan Chuo", "Wootaek Lim", "Pat Pannuto", "Suyoung Bang", "Kaiyuan Yang", "Hun-Seok Kim", "Dennis Sylvester", "David T. Blaauw"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715201", "OA papers": [{"PaperId": "https://openalex.org/W2944925578", "PaperTitle": "IoT<sup>2</sup> \u2014 the Internet of Tiny Things: Realizing mm-Scale Sensors through 3D Die Stacking", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 12.0}, "Authors": ["Sechang Oh", "Minchang Cho", "Xiao Wu", "Yejoong Kim", "Li-Xuan Chuo", "Wootaek Lim", "Pat Pannuto", "Suyoung Bang", "Kaiyuan Yang", "Hun-Seok Kim", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications.", "DBLP authors": ["Ning-Chi Huang", "Szu-Ying Chen", "Kai-Chiang Wu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714949", "OA papers": [{"PaperId": "https://openalex.org/W2946712855", "PaperTitle": "Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Ning-Chi Huang", "Szu-Ying Chen", "Kai-Chiang Wu"]}]}, {"DBLP title": "Low-Power Variation-Aware Cores based on Dynamic Data-Dependent Bitwidth Truncation.", "DBLP authors": ["Ioannis Tsiokanos", "Lev Mukhanov", "Georgios Karakonstantis"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714942", "OA papers": [{"PaperId": "https://openalex.org/W2913980322", "PaperTitle": "Low-Power Variation-Aware Cores based on Dynamic Data-Dependent Bitwidth Truncation", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Ioannis Tsiokanos", "Lev Mukhanov", "Georgios Karakonstantis"]}]}, {"DBLP title": "A Smart Fault Detection Scheme for Reliable Image Processing Applications.", "DBLP authors": ["Matteo Biasielli", "Cristiana Bolchini", "Luca Cassano", "Antonio Miele"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714945", "OA papers": [{"PaperId": "https://openalex.org/W2945555504", "PaperTitle": "A Smart Fault Detection Scheme for Reliable Image Processing Applications", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Matteo Biasielli", "Cristiana Bolchini", "Luca Cassano", "Antonio Miele"]}]}, {"DBLP title": "Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement.", "DBLP authors": ["Jordi Cardona", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715155", "OA papers": [{"PaperId": "https://openalex.org/W2945035822", "PaperTitle": "Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Jordi Cardona", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors.", "DBLP authors": ["Mehdi Alipour", "Rakesh Kumar", "Stefanos Kaxiras", "David Black-Schaffer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715034", "OA papers": [{"PaperId": "https://openalex.org/W2945353000", "PaperTitle": "FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Uppsala University": 1.5, "Informa (Sweden)": 1.5, "Norwegian University of Science and Technology": 1.0}, "Authors": ["Mojtaba Alipour", "Rakesh Kumar", "Stefanos Kaxiras", "David Black-Schaffer"]}]}, {"DBLP title": "Boosting SIMD Benefits through a Run-time and Energy Efficient DLP Detection.", "DBLP authors": ["Michael Guilherme Jordan", "Tiago Knorst", "Julio Costella Vicenzi", "Mateus Beck Rutzig"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714826", "OA papers": [{"PaperId": "https://openalex.org/W2946163200", "PaperTitle": "Boosting SIMD Benefits through a Run-time and Energy Efficient DLP Detection", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universidade Federal de Santa Maria": 4.0}, "Authors": ["Michael I. Jordan", "Tiago Knorst", "Julio Vicenzi", "Mateus Beck Rutzig"]}]}, {"DBLP title": "2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection.", "DBLP authors": ["Hossein Sayadi", "Hosein Mohammadi Makrani", "Sai Manoj Pudukotai Dinakarrao", "Tinoosh Mohsenin", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715080", "OA papers": [{"PaperId": "https://openalex.org/W2945027786", "PaperTitle": "2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection", "Year": 2019, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"George Mason University": 6.0, "University of Maryland, Baltimore County": 1.0}, "Authors": ["Hossein Sayadi", "Hosein Mohammadi Makrani", "Sai Manoj Pudukotai Dinakarrao", "Tinoosh Mohsenin", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "Secure Intermittent Computing Protocol: Protecting State Across Power Loss.", "DBLP authors": ["Archanaa S. Krishnan", "Charles Suslowicz", "Daniel Dinu", "Patrick Schaumont"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714997", "OA papers": [{"PaperId": "https://openalex.org/W2946338767", "PaperTitle": "Secure Intermittent Computing Protocol: Protecting State Across Power Loss", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Archanaa S. Krishnan", "Charles Suslowicz", "Daniel Dinu", "Patrick Schaumont"]}]}, {"DBLP title": "RiskiM: Toward Complete Kernel Protection with Hardware Support.", "DBLP authors": ["Dongil Hwang", "Myonghoon Yang", "Seongil Jeon", "Younghan Lee", "Donghyun Kwon", "Yunheung Paek"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715277", "OA papers": [{"PaperId": "https://openalex.org/W2944983680", "PaperTitle": "RiskiM: Toward Complete Kernel Protection with Hardware Support", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Dong-il Hwang", "Myonghoon Yang", "Seong-Il Jeon", "Young-Han Lee", "Donghyun Kwon", "Yunheung Paek"]}]}, {"DBLP title": "SACHa: Self-Attestation of Configurable Hardware.", "DBLP authors": ["Jo Vliegen", "Md Masoom Rabbani", "Mauro Conti", "Nele Mentens"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714775", "OA papers": [{"PaperId": "https://openalex.org/W2945897719", "PaperTitle": "SACHa: Self-Attestation of Configurable Hardware", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"KU Leuven": 2.0, "University of Padua": 2.0}, "Authors": ["Jo Vliegen", "Masoom Rabbani", "Mauro Conti", "Nele Mentens"]}]}, {"DBLP title": "Laelaps: An Energy-Efficient Seizure Detection Algorithm from Long-term Human iEEG Recordings without False Alarms.", "DBLP authors": ["Alessio Burrello", "Lukas Cavigelli", "Kaspar Schindler", "Luca Benini", "Abbas Rahimi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715186", "OA papers": [{"PaperId": "https://openalex.org/W2910334812", "PaperTitle": "Laelaps: An Energy-Efficient Seizure Detection Algorithm from Long-term Human iEEG Recordings without False Alarms", "Year": 2019, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ETH Zurich": 4.0, "University Hospital of Bern": 1.0}, "Authors": ["Alessio Burrello", "Lukas Cavigelli", "Kaspar Schindler", "Luca Benini", "Abbas Rahimi"]}]}, {"DBLP title": "Automatic Time-Frequency Analysis of MRPs for Mind-controlled Mechatronic Devices.", "DBLP authors": ["Daniela De Venuto", "Giovanni Mezzina"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714994", "OA papers": [{"PaperId": "https://openalex.org/W2944934259", "PaperTitle": "Automatic Time-Frequency Analysis of MRPs for Mind-controlled Mechatronic Devices", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Engineering (Italy)": 1.0, "Polytechnic University of Bari": 1.0}, "Authors": ["Daniela De Venuto", "Giovanni Mezzina"]}]}, {"DBLP title": "A Self-Learning Methodology for Epileptic Seizure Detection with Minimally-Supervised Edge Labeling.", "DBLP authors": ["Damian Pascual", "Amir Aminifar", "David Atienza"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714995", "OA papers": [{"PaperId": "https://openalex.org/W2903831172", "PaperTitle": "A Self-Learning Methodology for Epileptic Seizure Detection with Minimally-Supervised Edge Labeling", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Embedded Systems Laboratory (ESL), EPFL, Switzerland": 3.0}, "Authors": ["Damian Pascual", "Amir Aminifar", "David Atienza"]}]}, {"DBLP title": "GAN-Sec: Generative Adversarial Network Modeling for the Security Analysis of Cyber-Physical Production Systems.", "DBLP authors": ["Sujit Rokka Chhetri", "Anthony Bahadir Lopez", "Jiang Wan", "Mohammad Abdullah Al Faruque"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715283", "OA papers": [{"PaperId": "https://openalex.org/W2945397434", "PaperTitle": "GAN-Sec: Generative Adversarial Network Modeling for the Security Analysis of Cyber-Physical Production Systems", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Sujit Rokka Chhetri", "Anthony Lopez", "Jiang Wan", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Lightweight Node-level Malware Detection and Network-level Malware Confinement in IoT Networks.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Hossein Sayadi", "Hosein Mohammadi Makrani", "Cameron Nowzari", "Setareh Rafatirad", "Houman Homayoun"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715057", "OA papers": [{"PaperId": "https://openalex.org/W2945097383", "PaperTitle": "Lightweight Node-level Malware Detection and Network-level Malware Confinement in IoT Networks", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"George Mason University": 6.0}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Hossein Sayadi", "Hosein Mohammadi Makrani", "Cameron Nowzari", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "Incremental Online Verification of Dynamic Cyber-Physical Systems.", "DBLP authors": ["Lei Bu", "Shaopeng Xing", "Xinyue Ren", "Yang Yang", "Qixin Wang", "Xuandong Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715003", "OA papers": [{"PaperId": "https://openalex.org/W2946572626", "PaperTitle": "Incremental Online Verification of Dynamic Cyber-Physical Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University": 5.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Lei Bu", "Shaopeng Xing", "Xinyue Ren", "Yang Yang", "Qixin Wang", "Xuandong Li"]}]}, {"DBLP title": "Self-Secured Control with Anomaly Detection and Recovery in Automotive Cyber-Physical Systems.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714833", "OA papers": [{"PaperId": "https://openalex.org/W2945350219", "PaperTitle": "Self-Secured Control with Anomaly Detection and Recovery in Automotive Cyber-Physical Systems", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Time-division Multiplexing Automata Processor.", "DBLP authors": ["Jintao Yu", "Hoang Anh Du Nguyen", "Muath Abu Lebdeh", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715140", "OA papers": [{"PaperId": "https://openalex.org/W2945695317", "PaperTitle": "Time-division Multiplexing Automata Processor", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Jin-Tao Yu", "Hoang Anh Du Nguyen", "Muath Abu Lebdeh", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory.", "DBLP authors": ["Alvin Oliver Glova", "Itir Akgun", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715108", "OA papers": [{"PaperId": "https://openalex.org/W2944990835", "PaperTitle": "Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Alvin Oliver Glova", "Itir Akgun", "Shuangchen Li", "Xing Hu", "Yuan Xie"]}]}, {"DBLP title": "Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture.", "DBLP authors": ["Shangyu Wu", "Yi Wang", "Amelie Chi Zhou", "Rui Mao", "Zili Shao", "Tao Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715021", "OA papers": [{"PaperId": "https://openalex.org/W2944864513", "PaperTitle": "Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shenzhen University": 4.0, "Chinese University of Hong Kong": 1.0, "University of Florida": 1.0}, "Authors": ["Shang-Yu Wu", "Yi Wang", "Amelie Chi Zhou", "Rui Mao", "Zili Shao", "Tao Li"]}]}, {"DBLP title": "Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core.", "DBLP authors": ["Ron Gabor", "Yiannakis Sazeides", "Arkady Bramnik", "Alexandros Andreou", "Chrysostomos Nicopoulos", "Karyofyllis Patsidis", "Dimitris Konstantinou", "Giorgos Dimitrakopoulos"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715194", "OA papers": [{"PaperId": "https://openalex.org/W2946015240", "PaperTitle": "Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel Israel Design Center, Haifa, Israel": 2.0, "University of Cyprus": 3.0, "Democritus University of Thrace": 3.0}, "Authors": ["Ron Gabor", "Yiannakis Sazeides", "Arkady Bramnik", "Alexandros Andreou", "Chrysostomos Nicopoulos", "Karyofyllis Patsidis", "Dimitris Konstantinou", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache.", "DBLP authors": ["Pedro Benedicte", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714877", "OA papers": [{"PaperId": "https://openalex.org/W2946212258", "PaperTitle": "LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Pedro Benedicte", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "High-Integrity GPU Designs for Critical Real-Time Automotive Systems.", "DBLP authors": ["Sergi Alcaide", "Leonidas Kosmidis", "Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715177", "OA papers": [{"PaperId": "https://openalex.org/W2942478610", "PaperTitle": "High-Integrity GPU Designs for Critical Real-Time Automotive Systems", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Sergi Alcaide", "Leonidas Kosmidis", "Carles Hernandez", "Jaume Abella"]}]}, {"DBLP title": "Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI.", "DBLP authors": ["Sun ik Heo", "Andrew B. Kahng", "Minsoo Kim", "Lutong Wang", "Chutong Yang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715096", "OA papers": [{"PaperId": "https://openalex.org/W2946427270", "PaperTitle": "Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Samsung (South Korea)": 1.0, "CSE, La Jolla, CA, USA": 2.0, "University of California, San Diego": 2.0}, "Authors": ["Sun Hee Heo", "Andrew B. Kahng", "Min Soo Kim", "Lutong Wang", "Chutong Yang"]}]}, {"DBLP title": "Optimizing the Energy Efficiency of Power Supply in Heterogeneous Multicore Chips with Integrated Switched-Capacitor Converters.", "DBLP authors": ["Lu Wang", "Leilei Wang", "Dejia Shang", "Cheng Zhuo", "Pingqiang Zhou"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715078", "OA papers": [{"PaperId": "https://openalex.org/W2945707727", "PaperTitle": "Optimizing the Energy Efficiency of Power Supply in Heterogeneous Multicore Chips with Integrated Switched-Capacitor Converters", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ShanghaiTech University": 4.0, "Zhejiang University": 1.0}, "Authors": ["Lu Wang", "Leilei Wang", "Dejia Shang", "Cheng Zhuo", "Pingqiang Zhou"]}]}, {"DBLP title": "Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Seungwon Kim", "Kambiz Samadi", "Bangqi Xu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715046", "OA papers": [{"PaperId": "https://openalex.org/W2945277356", "PaperTitle": "Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0, "Korea Post": 0.5, "Pohang University of Science and Technology": 0.5, "Ulsan National Institute of Science and Technology": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Seungwon Kim", "Kambiz Samadi", "Bangqi Xu"]}]}, {"DBLP title": "Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse.", "DBLP authors": ["Luca Mocerino", "Valerio Tenace", "Andrea Calimera"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714880", "OA papers": [{"PaperId": "https://openalex.org/W2946340800", "PaperTitle": "Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Luca Mocerino", "Valerio Tenace", "Andrea Calimera"]}]}, {"DBLP title": "Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation.", "DBLP authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Hossein Asadi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714946", "OA papers": [{"PaperId": "https://openalex.org/W2945399367", "PaperTitle": "Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Sharif University of Technology": 2.0, "Amirkabir University of Technology": 1.0}, "Authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Hossein Asadi"]}]}, {"DBLP title": "UIMigrate: Adaptive Data Migration for Hybrid Non-Volatile Memory Systems.", "DBLP authors": ["Yujuan Tan", "Baiping Wang", "Zhichao Yan", "Qiuwei Deng", "Xianzhang Chen", "Duo Liu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715118", "OA papers": [{"PaperId": "https://openalex.org/W2945173599", "PaperTitle": "UIMigrate: Adaptive Data Migration for Hybrid Non-Volatile Memory Systems", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chongqing University": 5.0, "The University of Texas at Arlington": 1.0}, "Authors": ["Yujuan Tan", "Baiping Wang", "Zhi-Chao Yan", "Qiuwei Deng", "Xianzhang Chen", "Duo Liu"]}]}, {"DBLP title": "Reducing Write Amplification for Inodes of Journaling File System using Persistent Memory.", "DBLP authors": ["Chaoshu Yang", "Duo Liu", "Xianzhang Chen", "Runyu Zhang", "Wenbin Wang", "Moming Duan", "Yujuan Tan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715068", "OA papers": [{"PaperId": "https://openalex.org/W2944912493", "PaperTitle": "Reducing Write Amplification for Inodes of Journaling File System using Persistent Memory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chongqing University": 7.0}, "Authors": ["Chaoshu Yang", "Duo Liu", "Xianzhang Chen", "Runyu Zhang", "Wenbin Wang", "Moming Duan", "Yujuan Tan"]}]}, {"DBLP title": "Cost/Privacy Co-optimization in Smart Energy Grids.", "DBLP authors": ["Alma Pr\u00f6bstl", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715181", "OA papers": [{"PaperId": "https://openalex.org/W2944830926", "PaperTitle": "Cost/Privacy Co-optimization in Smart Energy Grids", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Alma Probstl", "Sang Young Park", "Sebastian Steinhorst", "Samarjit Chakraborty"]}]}, {"DBLP title": "A Low-Complexity Framework for Distributed Energy Market Targeting Smart-Grid.", "DBLP authors": ["Kostas Siozios", "Stylianos Siskos"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715050", "OA papers": [{"PaperId": "https://openalex.org/W2944980320", "PaperTitle": "A Low-Complexity Framework for Distributed Energy Market Targeting Smart-Grid", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Aristotle University of Thessaloniki": 2.0}, "Authors": ["Kostas Siozios", "Stylianos Siskos"]}]}, {"DBLP title": "Irradiance-Driven Partial Reconfiguration of PV Panels.", "DBLP authors": ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714914", "OA papers": [{"PaperId": "https://openalex.org/W2946544792", "PaperTitle": "Irradiance-Driven Partial Reconfiguration of PV Panels", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Better Late Than Never : Verification of Embedded Systems After Deployment.", "DBLP authors": ["Martin Ring", "Fritjof Bornebusch", "Christoph L\u00fcth", "Robert Wille", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714967", "OA papers": [{"PaperId": "https://openalex.org/W2946380010", "PaperTitle": "Better Late Than Never : Verification of Embedded Systems After Deployment", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany": 5.0}, "Authors": ["Martin Ring", "Fritjof Bornebusch", "Christoph L\u00fcth", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Efficient Computation of Deadline-Miss Probability and Potential Pitfalls.", "DBLP authors": ["Kuan-Hsun Chen", "Niklas Ueter", "Georg von der Br\u00fcggen", "Jian-Jia Chen"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714908", "OA papers": [{"PaperId": "https://openalex.org/W2945977556", "PaperTitle": "Efficient Computation of Deadline-Miss Probability and Potential Pitfalls", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Dortmund University": 4.0}, "Authors": ["Kuan-Hsun Chen", "Niklas Ueter", "Georg von der Bruggen", "Jian-Jia Chen"]}]}, {"DBLP title": "FAdeML: Understanding the Impact of Pre-Processing Noise Filtering on Adversarial Machine Learning.", "DBLP authors": ["Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Junaid Qadir", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715141", "OA papers": [{"PaperId": "https://openalex.org/W2899111971", "PaperTitle": "FAdeML: Understanding the Impact of Pre-Processing Noise Filtering on Adversarial Machine Learning", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"TU Wien": 4.0, "Information Technology University": 1.0}, "Authors": ["Faiq Khalid", "Ghulam Abbas", "Semeen Rehman", "Junaid Qadir", "Muhammad Shafique"]}]}, {"DBLP title": "Real-Time Anomalous Branch Behavior Inference with a GPU-inspired Engine for Machine Learning Models.", "DBLP authors": ["Hyunyoung Oh", "Hayoon Yi", "Hyeokjun Choe", "Yeongpil Cho", "Sungroh Yoon", "Yunheung Paek"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714807", "OA papers": [{"PaperId": "https://openalex.org/W2945361958", "PaperTitle": "Real-Time Anomalous Branch Behavior Inference with a GPU-inspired Engine for Machine Learning Models", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 5.0, "Soongsil University": 1.0}, "Authors": ["Hyunyoung Oh", "Hayoon Yi", "Hyeokjun Choe", "Yeongpil Cho", "Sungroh Yoon", "Yunheung Paek"]}]}, {"DBLP title": "TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint.", "DBLP authors": ["Imran Hafeez Abbassi", "Faiq Khalid", "Semeen Rehman", "Awais Mehmood Kamboh", "Axel Jantsch", "Siddharth Garg", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714829", "OA papers": [{"PaperId": "https://openalex.org/W2963784274", "PaperTitle": "TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {" School of Electrical Engineering and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan": 2.0, "TU Wien": 4.0, "New York University, New York City, U.S.": 1.0}, "Authors": ["Imran Hafeez Abbassi", "Faiq Khalid", "Semeen Rehman", "Awais M. Kamboh", "Axel Jantsch", "Siddharth Garg", "Muhammad Shafique"]}]}, {"DBLP title": "Non-Intrusive Self-Test Library for Automotive Critical Applications: Constraints and Solutions.", "DBLP authors": ["Paolo Bernardi", "Riccardo Cantoro", "Andrea Floridia", "Davide Piumatti", "C. Pogonea", "Annachiara Ruospo", "Ernesto S\u00e1nchez", "Sergio de Luca", "Alessandro Sansonetti"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714780", "OA papers": [{"PaperId": "https://openalex.org/W2945693491", "PaperTitle": "Non-Intrusive Self-Test Library for Automotive Critical Applications: Constraints and Solutions", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 6.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["Paolo Bernardi", "Andrea Floridia", "D. Piumatti", "C. Pogonea", "Annachiara Ruospo", "E. J. Sanchez", "S. De Luca", "Antonio Sansonetti"]}]}, {"DBLP title": "Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers.", "DBLP authors": ["Jihee Seo", "Dae Hyun Kim"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715045", "OA papers": [{"PaperId": "https://openalex.org/W2945501703", "PaperTitle": "Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Jihee Seo", "Dae Won Kim"]}]}, {"DBLP title": "A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy.", "DBLP authors": ["Mohammad Saeed Ansari", "Bruce F. Cockburn", "Jie Han"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714868", "OA papers": [{"PaperId": "https://openalex.org/W2946711010", "PaperTitle": "A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy", "Year": 2019, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Alberta": 3.0}, "Authors": ["Mohammad Ansari", "Bruce F. Cockburn", "Jie Han"]}]}, {"DBLP title": "Lightweight hardware support for selective coherence in heterogeneous manycore accelerators.", "DBLP authors": ["Alessandro Cilardo", "Mirko Gagliardi", "Vincenzo Scotti"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714723", "OA papers": [{"PaperId": "https://openalex.org/W2944833171", "PaperTitle": "Lightweight hardware support for selective coherence in heterogeneous manycore accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Naples Federico II": 3.0}, "Authors": ["Alessandro Cilardo", "Mirko Gagliardi", "Valentina Nicole Scotti"]}]}, {"DBLP title": "Functional Analysis Attacks on Logic Locking.", "DBLP authors": ["Deepak Sirone", "Pramod Subramanyan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715163", "OA papers": [{"PaperId": "https://openalex.org/W2903107655", "PaperTitle": "Functional Analysis Attacks on Logic Locking", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Indian Institute of Technology Kanpur": 2.0}, "Authors": ["Deepak Sirone", "Pramod Subramanyan"]}]}, {"DBLP title": "SigAttack: New High-level SAT-based Attack on Logic Encryptions.", "DBLP authors": ["Yuanqi Shen", "You Li", "Shuyu Kong", "Amin Rezaei", "Hai Zhou"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714924", "OA papers": [{"PaperId": "https://openalex.org/W2920234098", "PaperTitle": "SigAttack: New High-level SAT-based Attack on Logic Encryptions", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Northwestern University": 5.0}, "Authors": ["Yuanqi Shen", "Xiaoji Niu", "Shuyu Kong", "Amin Rezaei", "Hai Zhou"]}]}, {"DBLP title": "ZeroPowerTouch: Zero-Power Smart Receiver for Touch Communication and Sensing in Wearable Applications.", "DBLP authors": ["Philipp Mayer", "Raphael Strebel", "Michele Magno"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715062", "OA papers": [{"PaperId": "https://openalex.org/W2945305304", "PaperTitle": "ZeroPowerTouch: Zero-Power Smart Receiver for Touch Communication and Sensing in Wearable Applications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Philipp Mayer", "Raphael Strebel", "Michele Magno"]}]}, {"DBLP title": "Tailoring SVM Inference for Resource-Efficient ECG-Based Epilepsy Monitors.", "DBLP authors": ["Lorenzo Ferretti", "Giovanni Ansaloni", "Laura Pozzi", "Amir Aminifar", "David Atienza", "Leila Cammoun", "Philippe Ryvlin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714858", "OA papers": [{"PaperId": "https://openalex.org/W2945573873", "PaperTitle": "Tailoring SVM Inference for Resource-Efficient ECG-Based Epilepsy Monitors", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0, "[Embedded Systems Laboratory, EPFL, Lausanne, Switzerland]": 2.0, "University Hospital of Lausanne": 2.0}, "Authors": ["Lorenzo Ferretti", "Giovanni Ansaloni", "Laura Pozzi", "Amir Aminifar", "David Atienza", "Leila Cammoun", "Philippe Ryvlin"]}]}, {"DBLP title": "An indoor localization system to detect areas causing the freezing of gait in Parkinsonians.", "DBLP authors": ["Florenc Demrozi", "Vladislav Bragoi", "Federico Tramarin", "Graziano Pravadelli"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715093", "OA papers": [{"PaperId": "https://openalex.org/W2945504666", "PaperTitle": "An indoor localization system to detect areas causing the freezing of gait in Parkinsonians", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Verona": 3.0, "University of Padua": 0.5, "Engineering (Italy)": 0.5}, "Authors": ["Florenc Demrozi", "Vladislav Bragoi", "Federico Tramarin", "Graziano Pravadelli"]}]}, {"DBLP title": "Assembly-Related Chip/Package Co-Design of Heterogeneous Systems Manufactured by Micro-Transfer Printing.", "DBLP authors": ["Robert Fischbach", "Tilman Horst", "Jens Lienig"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714884", "OA papers": [{"PaperId": "https://openalex.org/W2945756053", "PaperTitle": "Assembly-Related Chip/Package Co-Design of Heterogeneous Systems Manufactured by Micro-Transfer Printing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Dresden": 3.0}, "Authors": ["Robert Fischbach", "Tilman Horst", "Jens Lienig"]}]}, {"DBLP title": "Visual Inertial Odometry At the Edge: A Hardware-Software Co-design Approach for Ultra-low Latency and Power.", "DBLP authors": ["Dipan Kumar Mandal", "Srivatsava Jandhyala", "Om Ji Omer", "Gurpreet S. Kalsi", "Biji George", "Gopi Neela", "Santhosh Kumar Rethinagiri", "Sreenivas Subramoney", "Lance Hacking", "Jim Radford", "Eagle Jones", "Belliappa Kuttanna", "Hong Wang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714921", "OA papers": [{"PaperId": "https://openalex.org/W2946758900", "PaperTitle": "Visual Inertial Odometry At the Edge: A Hardware-Software Co-design Approach for Ultra-low Latency and Power", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 9.0, "Intel (Germany)": 4.0}, "Authors": ["Dipan Kumar Mandal", "Srivatsava Jandhyala", "Omer Om J", "Kalsi Gurpreet S", "Biji Thomas George", "Gopi Neela", "Santhosh Kumar Rethinagiri", "Sreenivas Subramoney", "Lance Hacking", "James Q. Radford", "Eagle Jones", "Belliappa Kuttanna", "Hong Wang"]}]}, {"DBLP title": "CapsAcc: An Efficient Hardware Accelerator for CapsuleNets with Data Reuse.", "DBLP authors": ["Alberto Marchisio", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714922", "OA papers": [{"PaperId": "https://openalex.org/W2901135043", "PaperTitle": "CapsAcc: An Efficient Hardware Accelerator for CapsuleNets with Data Reuse", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Alberto Marchisio", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "SDCNN: An Efficient Sparse Deconvolutional Neural Network Accelerator on FPGA.", "DBLP authors": ["Jung-Woo Chang", "Keon-Woo Kang", "Suk-Ju Kang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715055", "OA papers": [{"PaperId": "https://openalex.org/W2946124490", "PaperTitle": "SDCNN: An Efficient Sparse Deconvolutional Neural Network Accelerator on FPGA", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sogang University": 3.0}, "Authors": ["Jung-Woo Chang", "Keon-Woo Kang", "Suk-Ju Kang"]}]}, {"DBLP title": "A Fine-Grained Soft Error Resilient Architecture under Power Considerations.", "DBLP authors": ["Sajjad Hussain", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714797", "OA papers": [{"PaperId": "https://openalex.org/W2945518373", "PaperTitle": "A Fine-Grained Soft Error Resilient Architecture under Power Considerations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "TU Wien": 1.0}, "Authors": ["Hak-Sung Kim", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units.", "DBLP authors": ["Rafail Psiakis", "Angeliki Kritikakou", "Olivier Sentieys"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714899", "OA papers": [{"PaperId": "https://openalex.org/W2939830664", "PaperTitle": "Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "University of Rennes": 1.5}, "Authors": ["Rafail Psiakis", "Angeliki Kritikakou", "Olivier Sentieys"]}]}, {"DBLP title": "Adaptive Word Reordering for Low-Power Inter-Chip Communication.", "DBLP authors": ["Eleni Maragkoudaki", "Przemyslaw Mroszczyk", "Vasilis F. Pavlidis"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714820", "OA papers": [{"PaperId": "https://openalex.org/W2929019645", "PaperTitle": "Adaptive Word Reordering for Low-Power Inter-Chip Communication", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 2.0, "Qualcomm, Cork, Ireland": 1.0}, "Authors": ["Eleni Maragkoudaki", "Przemyslaw Mroszczyk", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "Machine-Learning-Driven Matrix Ordering for Power Grid Analysis.", "DBLP authors": ["Ganqu Cui", "Wenjian Yu", "Xin Li", "Zhiyu Zeng", "Ben Gu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715086", "OA papers": [{"PaperId": "https://openalex.org/W2984233202", "PaperTitle": "Machine-Learning-Driven Matrix Ordering for Power Grid Analysis", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 2.0, "Duke Kunshan University": 1.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["Ganqu Cui", "Wenjian Yu", "Xin Li", "Zhiyu Zeng", "Ben J. Gu"]}]}, {"DBLP title": "Assertion-Based Verification through Binary Instrumentation.", "DBLP authors": ["Enzo Brignon", "Laurence Pierre"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715117", "OA papers": [{"PaperId": "https://openalex.org/W2946278054", "PaperTitle": "Assertion-Based Verification through Binary Instrumentation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 2.0}, "Authors": ["E Brignon", "Laurence Pierre"]}]}, {"DBLP title": "Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking.", "DBLP authors": ["Mohammad Rahmani Fadiheh", "Dominik Stoffel", "Clark W. Barrett", "Subhasish Mitra", "Wolfgang Kunz"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715004", "OA papers": [{"PaperId": "https://openalex.org/W2963739369", "PaperTitle": "Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Kaiserslautern": 3.0, "Stanford University": 2.0}, "Authors": ["Mohammad Rahmani Fadiheh", "Dominik Stoffel", "Clark Barrett", "Subhasish Mitra", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study.", "DBLP authors": ["Eshan Singh", "Keerthikumara Devarajegowda", "Sebastian Simon", "Ralf Schnieder", "Karthik Ganesan", "Mohammad Rahmani Fadiheh", "Dominik Stoffel", "Wolfgang Kunz", "Clark W. Barrett", "Wolfgang Ecker", "Subhasish Mitra"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715271", "OA papers": [{"PaperId": "https://openalex.org/W2912858670", "PaperTitle": "Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stanford University": 4.0, "Infineon Technologies (Germany)": 4.0, "University of Kaiserslautern": 3.0}, "Authors": ["S. Mani Sarathy", "Keerthikumara Devarajegowda", "Sebastian Simon", "Ralf Schnieder", "Karthik Ganesan", "Mohammad Rahmani Fadiheh", "Dominik Stoffel", "Wolfgang G. Kunz", "Clark Barrett", "Wolfgang Ecker", "Subhasish Mitra"]}]}, {"DBLP title": "Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs.", "DBLP authors": ["Georges G. E. Gielen", "Nektar Xama", "Karthik Ganesan", "Subhasish Mitra"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714828", "OA papers": [{"PaperId": "https://openalex.org/W2945053208", "PaperTitle": "Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"KU Leuven": 2.0, "Stanford University": 2.0}, "Authors": ["Georges Gielen", "Nektar Xama", "Karthik Ganesan", "Subhasish Mitra"]}]}, {"DBLP title": "On Functional Test Generation for Deep Neural Network IPs.", "DBLP authors": ["Bo Luo", "Yu Li", "Lingxiao Wei", "Qiang Xu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715042", "OA papers": [{"PaperId": "https://openalex.org/W2946530807", "PaperTitle": "On Functional Test Generation for Deep Neural Network IPs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Bo Luo", "Yu You Li", "Lingxiao Wei", "Qiang Xu"]}]}, {"DBLP title": "On Secure Data Flow in Reconfigurable Scan Networks.", "DBLP authors": ["Pascal Raiola", "Benjamin Thiemann", "Jan Burchard", "Ahmed Atteya", "Natalia Lylina", "Hans-Joachim Wunderlich", "Bernd Becker", "Matthias Sauer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715172", "OA papers": [{"PaperId": "https://openalex.org/W2946166171", "PaperTitle": "On Secure Data Flow in Reconfigurable Scan Networks", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Freiburg": 4.0, "Siemens (Germany)": 1.0, "University of Stuttgart": 3.0}, "Authors": ["Pascal Raiola", "Benjamin Thiemann", "Jan Burchard", "Ahmed Atteya", "Natalia Lylina", "Hans-Joachim Wunderlich", "Bernd Becker", "Matthias Sauer"]}]}, {"DBLP title": "Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines.", "DBLP authors": ["Naixing Wang", "Irith Pomeranz", "Sudhakar M. Reddy", "Arani Sinha", "Srikanth Venkataraman"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715037", "OA papers": [{"PaperId": "https://openalex.org/W2945873616", "PaperTitle": "Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 2.0, "University of Iowa": 1.0, "Intel (United States)": 2.0}, "Authors": ["Nai-Xing Wang", "Irith Pomeranz", "Sudhakar M. Reddy", "Arani Sinha", "Srikanth Venkataraman"]}]}, {"DBLP title": "Test Pattern Generation for Approximate Circuits Based on Boolean Satisfiability.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714898", "OA papers": [{"PaperId": "https://openalex.org/W2946503124", "PaperTitle": "Test Pattern Generation for Approximate Circuits Based on Boolean Satisfiability", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Anteneh Gebregiorgis", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Adaptive Vehicle Detection for Real-time Autonomous Driving System.", "DBLP authors": ["Maryam Hemmati", "Morteza Biglari-Abhari", "Sma\u00efl Niar"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714818", "OA papers": [{"PaperId": "https://openalex.org/W2945891717", "PaperTitle": "Adaptive Vehicle Detection for Real-time Autonomous Driving System", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Auckland": 2.0, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 1.0}, "Authors": ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar"]}]}, {"DBLP title": "An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel.", "DBLP authors": ["Xin Wei", "Changhao Yan", "Hai Zhou", "Dian Zhou", "Xuan Zeng"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714992", "OA papers": [{"PaperId": "https://openalex.org/W2946637109", "PaperTitle": "An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fudan University": 5.0}, "Authors": ["Xin Wei", "Changhao Yan", "Hai Zhou", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Accelerating Itemset Sampling using Satisfiability Constraints on FPGA.", "DBLP authors": ["Mael Gueguen", "Olivier Sentieys", "Alexandre Termier"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714932", "OA papers": [{"PaperId": "https://openalex.org/W2911364836", "PaperTitle": "Accelerating Itemset Sampling using Satisfiability Constraints on FPGA", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 3.0}, "Authors": ["Mael Gueguen", "Olivier Sentieys", "Alexandre Termier"]}]}, {"DBLP title": "DS-Cache: A Refined Directory Entry Lookup Cache with Prefix-Awareness for Mobile Devices.", "DBLP authors": ["Lei Han", "Bin Xiao", "Xuwei Dong", "Zhaoyan Shen", "Zili Shao"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714968", "OA papers": [{"PaperId": "https://openalex.org/W2946543157", "PaperTitle": "DS-Cache: A Refined Directory Entry Lookup Cache with Prefix-Awareness for Mobile Devices", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hong Kong Polytechnic University": 2.0, "School of Computer Science - Northwestern Polytechnical University": 1.0, "Shandong University of Science and Technology": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Lei Han", "Bin Xiao", "Xuwei Dong", "Zhaoyan Shen", "Zili Shao"]}]}, {"DBLP title": "Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators.", "DBLP authors": ["Sheng Ma", "Yang Guo", "Shenggang Chen", "Libo Huang", "Zhiying Wang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714915", "OA papers": [{"PaperId": "https://openalex.org/W2946048183", "PaperTitle": "Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Sheng Ma", "Yang Guo", "Shenggang Chen", "Libo Huang", "Zhiying Wang"]}]}, {"DBLP title": "QBLK: Towards Fully Exploiting the Parallelism of Open-Channel SSDs.", "DBLP authors": ["Hongwei Qin", "Dan Feng", "Wei Tong", "Jingning Liu", "Yutong Zhao"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715049", "OA papers": [{"PaperId": "https://openalex.org/W2946671122", "PaperTitle": "QBLK: Towards Fully Exploiting the Parallelism of Open-Channel SSDs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.5, "Huazhong University of Science and Technology": 2.5}, "Authors": ["Hongwei Qin", "Dan Feng", "Wei Tong", "Jingning Liu", "Yutong Zhao"]}]}, {"DBLP title": "A Methodology for Comparative Analysis of Collaborative Robots for Industry 4.0.", "DBLP authors": ["Federica Ferraguti", "Andrea Pertosa", "Cristian Secchi", "Cesare Fantuzzi", "Marcello Bonf\u00e8"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714830", "OA papers": [{"PaperId": "https://openalex.org/W2946194939", "PaperTitle": "A Methodology for Comparative Analysis of Collaborative Robots for Industry 4.0", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Modena and Reggio Emilia": 4.0, "University of Ferrara": 1.0}, "Authors": ["Federica Ferraguti", "Andrea Pertosa", "Cristian Secchi", "Cesare Fantuzzi", "Marcello Bonfe"]}]}, {"DBLP title": "Hybrid Sensing Approach For Coded Modulation Time-of-Flight Cameras.", "DBLP authors": ["Armin Schoenlieb", "Hannes Plank", "Christian Steger", "Gerald Holweg", "Norbert Druml"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715206", "OA papers": [{"PaperId": "https://openalex.org/W2945219514", "PaperTitle": "Hybrid Sensing Approach For Coded Modulation Time-of-Flight Cameras", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Infineon Technologies (Austria)": 4.0, "Graz University of Technology": 1.0}, "Authors": ["Armin Schonlieb", "Plank Hannes", "Christian Steger", "Gerald Holweg", "Norbert Druml"]}]}, {"DBLP title": "Communication-Computation co-Design of Decentralized Task Chain in CPS Applications.", "DBLP authors": ["Seyyed Ahmad Razavi", "Eli Bozorgzadeh", "Solmaz S. Kia"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714952", "OA papers": [{"PaperId": "https://openalex.org/W2946420036", "PaperTitle": "Communication-Computation co-Design of Decentralized Task Chain in CPS Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Seyyed Mohammad Razavi", "Eli Bozorgzadeh", "Solmaz S. Kia"]}]}, {"DBLP title": "Resource Manager for Scalable Performance in ROS Distributed Environments.", "DBLP authors": ["Daisuke Fukutomi", "Takuya Azumi", "Shinpei Kato", "Nobuhiko Nishio"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715030", "OA papers": [{"PaperId": "https://openalex.org/W2946531472", "PaperTitle": "Resource Manager for Scalable Performance in ROS Distributed Environments", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ritsumeikan University": 2.0, "Saitama University": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Daichi Fukutomi", "Takuya Azumi", "Shinpei Kato", "Nobuhiko Nishio"]}]}, {"DBLP title": "Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration.", "DBLP authors": ["Sebastian Vogel", "Jannik Springer", "Andre Guntoro", "Gerd Ascheid"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714901", "OA papers": [{"PaperId": "https://openalex.org/W2946622818", "PaperTitle": "Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Robert Bosch (Netherlands)": 3.0, "RWTH Aachen University": 1.0}, "Authors": ["Sebastian Vogel", "Jannik Springer", "Andre Guntoro", "Gerd Ascheid"]}]}, {"DBLP title": "Multi-objective Precision Optimization of Deep Neural Networks for Edge Devices.", "DBLP authors": ["Nhut-Minh Ho", "Ramesh Vaddi", "Weng-Fai Wong"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714785", "OA papers": [{"PaperId": "https://openalex.org/W2944878710", "PaperTitle": "Multi-objective Precision Optimization of Deep Neural Networks for Edge Devices", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Nhut-Minh Ho", "Ramesh Vaddi", "Weng-Fai Wong"]}]}, {"DBLP title": "Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs.", "DBLP authors": ["Afzal Ahmad", "Muhammad Adeel Pasha"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715272", "OA papers": [{"PaperId": "https://openalex.org/W2918845477", "PaperTitle": "Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Lahore University of Management Sciences": 2.0}, "Authors": ["Afzal Ahmad", "Muhammad Fermi Pasha"]}]}, {"DBLP title": "Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs.", "DBLP authors": ["Jeng-Hau Lin", "Atieh Lotfi", "Vahideh Akhlaghi", "Zhuowen Tu", "Rajesh K. Gupta"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714951", "OA papers": [{"PaperId": "https://openalex.org/W2945382981", "PaperTitle": "Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Jingyu Lin", "Atieh Lotfi", "Vahideh Akhlaghi", "Zhuowen Tu", "Rajesh Gupta"]}]}, {"DBLP title": "Transient Key-based Obfuscation for HLS in an Untrusted Cloud Environment.", "DBLP authors": ["Hannah Badier", "Jean-Christophe Le Lann", "Philippe Coussy", "Guy Gogniat"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715083", "OA papers": [{"PaperId": "https://openalex.org/W2946501370", "PaperTitle": "Transient Key-based Obfuscation for HLS in an Untrusted Cloud Environment", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Institute of Advanced Technologies of Brittany": 2.0, "University of Southern Brittany": 2.0}, "Authors": ["Hannah Badier", "Jean-Christophe Le Lann", "Philippe Coussy", "Guy Gogniat"]}]}, {"DBLP title": "High-Level Synthesis of Benevolent Trojans.", "DBLP authors": ["Christian Pilato", "Kanad Basu", "Mohammed Shayan", "Francesco Regazzoni", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715199", "OA papers": [{"PaperId": "https://openalex.org/W2946542582", "PaperTitle": "High-Level Synthesis of Benevolent Trojans", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 1.0, "New York University": 3.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Christian Pilato", "Kanad Basu", "Mohammed Shayan", "Francesco Regazzoni", "Ramesh Karri"]}]}, {"DBLP title": "Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis.", "DBLP authors": ["Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714724", "OA papers": [{"PaperId": "https://openalex.org/W2944730674", "PaperTitle": "Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Hong Kong University of Science and Technology": 3.0, "Indian Institute of Technology Goa": 1.0}, "Authors": ["Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "Protecting RISC-V Processors against Physical Attacks.", "DBLP authors": ["Mario Werner", "Robert Schilling", "Thomas Unterluggauer", "Stefan Mangard"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714811", "OA papers": [{"PaperId": "https://openalex.org/W2946106542", "PaperTitle": "Protecting RISC-V Processors against Physical Attacks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Graz University of Technology": 4.0}, "Authors": ["Mario Werner", "Robert F. Schilling", "Thomas Unterluggauer", "Stefan Mangard"]}]}, {"DBLP title": "Sanctorum: A lightweight security monitor for secure enclaves.", "DBLP authors": ["Ilia A. Lebedev", "Kyle Hogan", "Jules Drean", "David Kohlbrenner", "Dayeol Lee", "Krste Asanovic", "Dawn Song", "Srinivas Devadas"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715182", "OA papers": [{"PaperId": "https://openalex.org/W2908027808", "PaperTitle": "Sanctorum: A lightweight security monitor for secure enclaves", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"CSAIL / MIT, Cambridge, MA, USA": 4.0, "University of California, Berkeley": 4.0}, "Authors": ["Ilia Lebedev", "Kyle Hogan", "Jules Drean", "David Kohlbrenner", "Dayeol Lee", "Krste Asanovic", "Dawn Song", "Srinivas Devadas"]}]}, {"DBLP title": "Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V.", "DBLP authors": ["Tim Fritzmann", "Uzair Sharif", "Daniel M\u00fcller-Gritschneder", "Cezar Reinbrecht", "Ulf Schlichtmann", "Johanna Sep\u00falveda"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715173", "OA papers": [{"PaperId": "https://openalex.org/W2914539449", "PaperTitle": "Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technical University of Munich": 5.0, "Delft University of Technology": 1.0}, "Authors": ["Tim Fritzmann", "Uzair Sharif", "Daniel Muller-Gritschneder", "Cezar Reinbrecht", "Ulf Schlichtmann", "Johanna Sepulveda"]}]}, {"DBLP title": "A Security Architecture for RISC-V based IoT Devices.", "DBLP authors": ["Lukas Auer", "Christian Skubich", "Matthias Hiller"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714822", "OA papers": [{"PaperId": "https://openalex.org/W2945866916", "PaperTitle": "A Security Architecture for RISC-V based IoT Devices", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fraunhofer Institute for Applied and Integrated Security": 2.0, "Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 1.0}, "Authors": ["Lukas Auer", "Christian Skubich", "Matthias Hiller"]}]}, {"DBLP title": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "DBLP authors": ["Subodha Charles", "Yangdi Lyu", "Prabhat Mishra"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715009", "OA papers": [{"PaperId": "https://openalex.org/W2945542962", "PaperTitle": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Subodha Charles", "Yangdi Lyu", "Prabhat Mishra"]}]}, {"DBLP title": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "DBLP authors": ["Ke Wang", "Ahmed Louri", "Avinash Karanth", "Razvan C. Bunescu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714869", "OA papers": [{"PaperId": "https://openalex.org/W2946264351", "PaperTitle": "High-performance, energy-efficient, fault-tolerant network-on-chip design using reinforcement learning", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"George Washington University": 2.0, "Ohio University": 2.0}, "Authors": ["Ke Wang", "Ahmed Louri", "Avinash Kodi", "Razvan Bunescu"]}]}, {"DBLP title": "Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture.", "DBLP authors": ["Kaiwei Zou", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715267", "OA papers": [{"PaperId": "https://openalex.org/W2944860507", "PaperTitle": "Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Kaiwei Zou", "Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Advance Virtual Channel Reservation.", "DBLP authors": ["Boqian Wang", "Zhonghai Lu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715104", "OA papers": [{"PaperId": "https://openalex.org/W2946340896", "PaperTitle": "Advance Virtual Channel Reservation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Royal Institute of Technology": 1.0, "School of Electrical Engineering and Computer Science (KTH Royal Institute of Technology)": 1.0}, "Authors": ["Boqian Wang", "Zhonghai Lu"]}]}, {"DBLP title": "SLC: Memory Access Granularity Aware Selective Lossy Compression for GPUs.", "DBLP authors": ["Sohan Lal", "Jan Lucas", "Ben H. H. Juurlink"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714810", "OA papers": [{"PaperId": "https://openalex.org/W2945632298", "PaperTitle": "SLC: Memory Access Granularity Aware Selective Lossy Compression for GPUs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Berlin": 3.0}, "Authors": ["Sohan Lal", "Jan Lucas", "Ben Juurlink"]}]}, {"DBLP title": "LoSCache: Leveraging Locality Similarity to Build Energy-Efficient GPU L2 Cache.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan", "Shuaiwen Leon Song", "Xin Fu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714911", "OA papers": [{"PaperId": "https://openalex.org/W2945850387", "PaperTitle": "LoSCache: Leveraging Locality Similarity to Build Energy-Efficient GPU L2 Cache", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Jilin Province Science and Technology Department": 0.5, "Jilin University": 1.5, "Pacific Northwest National Laboratory": 1.0, "University of Houston": 1.0}, "Authors": ["Jingweijia Tan", "Kaige Yan", "Shuaiwen Leon Song", "Xin Fu"]}]}, {"DBLP title": "LBICA: A Load Balancer for I/O Cache Architectures.", "DBLP authors": ["Saba Ahmadian", "Reza Salkhordeh", "Hossein Asadi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714805", "OA papers": [{"PaperId": "https://openalex.org/W2905132651", "PaperTitle": "LBICA: A Load Balancer for I/O Cache Architectures", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Saba Ahmadian", "Reza Salkhordeh", "Hossein Asadi"]}]}, {"DBLP title": "Increasing Accuracy of Timing Models: From CPA to CPA+.", "DBLP authors": ["Leonie K\u00f6hler", "Borislav Nikolic", "Rolf Ernst", "Marc Boyer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714770", "OA papers": [{"PaperId": "https://openalex.org/W2945506596", "PaperTitle": "Increasing Accuracy of Timing Models: From CPA to CPA+", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Leonie Ahrendts", "Borislav Nikolic", "Rolf Ernst", "Marc Boyer"]}]}, {"DBLP title": "Scratchpad Memories with Ownership.", "DBLP authors": ["Martin Schoeberl", "T\u00f3rur Biskopst\u00f8 Str\u00f8m", "Oktay Baris", "Jens Spars\u00f8"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714926", "OA papers": [{"PaperId": "https://openalex.org/W2946413320", "PaperTitle": "Scratchpad Memories with Ownership", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Denmark": 4.0}, "Authors": ["Martin Schoeberl", "T\u00f3rur Biskopst\u00f8 Str\u00f8m", "Oktay Baris", "Jens Spars\u00f8"]}]}, {"DBLP title": "A Container-based DoS Attack-Resilient Control Framework for Real-Time UAV Systems.", "DBLP authors": ["Jiyang Chen", "Zhiwei Feng", "Jen-Yang Wen", "Bo Liu", "Lui Sha"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714888", "OA papers": [{"PaperId": "https://openalex.org/W2905432470", "PaperTitle": "A Container-based DoS Attack-Resilient Control Framework for Real-Time UAV Systems", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Jiyang Chen", "Zhiwei Feng", "Jen-Yang Wen", "Bo Liu", "Lui Sha"]}]}, {"DBLP title": "An Exact Schedulability Test for Non-Preemptive Self-Suspending Real-Time Tasks.", "DBLP authors": ["Beyazit Yalcinkaya", "Mitra Nasri", "Bj\u00f6rn B. Brandenburg"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715111", "OA papers": [{"PaperId": "https://openalex.org/W2946016889", "PaperTitle": "An Exact Schedulability Test for Non-Preemptive Self-Suspending Real-Time Tasks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Max Planck Institute for Software Systems": 3.0}, "Authors": ["Beyazit Yalcinkaya", "Mitra Nasri", "Bjorn B. Brandenburg"]}]}, {"DBLP title": "IBM's Qiskit Tool Chain: Working with and Developing for Real Quantum Computers.", "DBLP authors": ["Robert Wille", "Rod Van Meter", "Yehuda Naveh"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715261", "OA papers": [{"PaperId": "https://openalex.org/W2946053196", "PaperTitle": "IBM\u2019s Qiskit Tool Chain: Working with and Developing for Real Quantum Computers", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Johannes Kepler University of Linz": 1.0, "Keio University": 1.0, "IBM Research - Haifa": 1.0}, "Authors": ["Robert Wille", "Rod Van Meter", "Yehuda Naveh"]}]}, {"DBLP title": "An Efficient Mapping Approach to Large-Scale DNNs on Multi-FPGA Architectures.", "DBLP authors": ["Wentai Zhang", "Jiaxi Zhang", "Minghua Shen", "Guojie Luo", "Nong Xiao"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715174", "OA papers": [{"PaperId": "https://openalex.org/W2945306514", "PaperTitle": "An Efficient Mapping Approach to Large-Scale DNNs on Multi-FPGA Architectures", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Peking University": 3.0, "Sun Yat-sen University": 2.0}, "Authors": ["Wentai Zhang", "Jiaxi Zhang", "Minghua Shen", "Guojie Luo", "Nong Xiao"]}]}, {"DBLP title": "A Write-Efficient Cache Algorithm based on Macroscopic Trend for NVM-based Read Cache.", "DBLP authors": ["Ning Bao", "Yunpeng Chai", "Xiao Qin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715276", "OA papers": [{"PaperId": "https://openalex.org/W2945652164", "PaperTitle": "A Write-Efficient Cache Algorithm based on Macroscopic Trend for NVM-based Read Cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Renmin University of China": 2.0, "Auburn University": 1.0}, "Authors": ["Ning Bao", "Yunpeng Chai", "Xiao Qin"]}]}, {"DBLP title": "SRAM Design Exploration with Integrated Application-Aware Aging Analysis.", "DBLP authors": ["Alexandra Listl", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann", "Sani R. Nassif"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714787", "OA papers": [{"PaperId": "https://openalex.org/W2945497914", "PaperTitle": "SRAM Design Exploration with Integrated Application-Aware Aging Analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 3.0, "Radyalis LLC, Austin, TX, 78757": 1.0}, "Authors": ["Alexandra Listl", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann", "Sani R. Nassif"]}]}, {"DBLP title": "From Multi-Level to Abstract-Based Simulation of a Production Line.", "DBLP authors": ["Stefano Centomo", "Enrico Fraccaroli", "Marco Panato"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714870", "OA papers": [{"PaperId": "https://openalex.org/W2945796319", "PaperTitle": "From Multi-Level to Abstract-Based Simulation of a Production Line", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Stefano Centomo", "Enrico Fraccaroli", "Marco Panato"]}]}, {"DBLP title": "Accurate Dynamic Modelling of Hydraulic Servomechanisms.", "DBLP authors": ["Manuel Pencelli", "Renzo Villa", "Alfredo Argiolas", "Gianni Ferretti", "Marta Niccolini", "Matteo Ragaglia", "Paolo Rocco", "Andrea Maria Zanchettin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715087", "OA papers": [{"PaperId": "https://openalex.org/W2945582466", "PaperTitle": "Accurate Dynamic Modelling of Hydraulic Servomechanisms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yanmar R&D Europe, Firenze, 50125, Italy": 4.0, "Politecnico di Milano": 4.0}, "Authors": ["Manuel Pencelli", "Renzo Villa", "Alfredo Argiolas", "Gianni Ferretti", "Marta Niccolini", "Matteo Ragaglia", "Paolo Rocco", "Andrea Maria Zanchettin"]}]}, {"DBLP title": "Planning with Real-Time Collision Avoidance for Cooperating Agents under Rigid Body Constraints.", "DBLP authors": ["Nicola Piccinelli", "Federico Vesentini", "Riccardo Muradore"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714766", "OA papers": [{"PaperId": "https://openalex.org/W2945637496", "PaperTitle": "Planning with Real-Time Collision Avoidance for Cooperating Agents under Rigid Body Constraints", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Nicola Piccinelli", "Federico Vesentini", "Riccardo Muradore"]}]}, {"DBLP title": "The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures.", "DBLP authors": ["Chen-Ying Hsieh", "Ardalan Amiri Sani", "Nikil D. Dutt"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714970", "OA papers": [{"PaperId": "https://openalex.org/W2946303161", "PaperTitle": "The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Chen-Ying Hsieh", "Ardalan Amiri Sani", "Nikil Dutt"]}]}, {"DBLP title": "Online Rare Category Detection for Edge Computing.", "DBLP authors": ["Yufei Cui", "Qiao Li", "Sarana Nutanong", "Chun Jason Xue"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715002", "OA papers": [{"PaperId": "https://openalex.org/W2946694268", "PaperTitle": "Online Rare Category Detection for Edge Computing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"City University of Hong Kong": 3.0, "School of Information Science and Technology, VISTEC, Thailand": 1.0}, "Authors": ["Yufei Cui", "Qiao Li", "Sarana Nutanong", "Chun Jason Xue"]}]}, {"DBLP title": "RAGra: Leveraging Monolithic 3D ReRAM for Massively-Parallel Graph Processing.", "DBLP authors": ["Yu Huang", "Long Zheng", "Xiaofei Liao", "Hai Jin", "Pengcheng Yao", "Chuangyi Gui"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715192", "OA papers": [{"PaperId": "https://openalex.org/W2945211629", "PaperTitle": "RAGra: Leveraging Monolithic 3D ReRAM for Massively-Parallel Graph Processing", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Huazhong University of Science and Technology": 5.0}, "Authors": ["Yu Huang", "Xiaofei Liao", "Hai Jin", "Jia Zhu", "Chuangyi Gui"]}]}, {"DBLP title": "Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision.", "DBLP authors": ["Lorenzo Servadei", "Elena Zennaro", "Keerthikumara Devarajegowda", "Martin Manzinger", "Wolfgang Ecker", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714961", "OA papers": [{"PaperId": "https://openalex.org/W2946053360", "PaperTitle": "Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Canada)": 6.0}, "Authors": ["Lorenzo Servadei", "Elena Zennaro", "Keerthikumara Devarajegowda", "Martin Manzinger", "Wolfgang Ecker", "Robert Wille"]}]}, {"DBLP title": "Practical Causality Handling for Synchronous Languages.", "DBLP authors": ["Steven Smyth", "Alexander Schulz-Rosengarten", "Reinhard von Hanxleden"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715081", "OA papers": [{"PaperId": "https://openalex.org/W2945037107", "PaperTitle": "Practical Causality Handling for Synchronous Languages", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kiel University": 3.0}, "Authors": ["Steven Smyth", "Alexander Schulz-Rosengarten", "Reinhard von Hanxleden"]}]}, {"DBLP title": "Application Performance Prediction and Optimization Under Cache Allocation Technology.", "DBLP authors": ["Yeseong Kim", "Ankit More", "Emily Shriver", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715259", "OA papers": [{"PaperId": "https://openalex.org/W2946098275", "PaperTitle": "Application Performance Prediction and Optimization Under Cache Allocation Technology", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Yeseong Kim", "Ankit More", "Emily Shriver", "Tajana Rosing"]}]}, {"DBLP title": "Generalized Matrix Factorization Techniques for Approximate Logic Synthesis.", "DBLP authors": ["Soheil Hashemi", "Sherief Reda"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715274", "OA papers": [{"PaperId": "https://openalex.org/W2946785712", "PaperTitle": "Generalized Matrix Factorization Techniques for Approximate Logic Synthesis", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Soheil Hashemi", "Sherief Reda"]}]}, {"DBLP title": "CARS: A Multi-layer Conflict-Aware Request Scheduler for NVMe SSDs.", "DBLP authors": ["Tianming Yang", "Ping Huang", "Weiying Zhang", "Haitao Wu", "Longxin Lin"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715070", "OA papers": [{"PaperId": "https://openalex.org/W2945992925", "PaperTitle": "CARS: A Multi-layer Conflict-Aware Request Scheduler for NVMe SSDs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Huanghuai University": 2.0, "Temple University": 1.0, "Northeastern University": 1.0, "Jinan Univ.  (China)": 1.0}, "Authors": ["Tianming Yang", "Ping Huang", "Weiying Zhang", "Haitao Wu", "Longxin Lin"]}]}, {"DBLP title": "Queue Based Memory Management Unit for Heterogeneous MPSoCs.", "DBLP authors": ["Robert Wittig", "Mattis Hasler", "Emil Mat\u00fas", "Gerhard P. Fettweis"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715129", "OA papers": [{"PaperId": "https://openalex.org/W2945719574", "PaperTitle": "Queue Based Memory Management Unit for Heterogeneous MPSoCs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"[Vodafone Chair for Mobile Communications Systems, Technical University, Dresden]": 4.0}, "Authors": ["Robert Wittig", "Mattis Hasler", "Emil Matus", "Gerhard Fettweis"]}]}, {"DBLP title": "Embedded Systems' Automation following OMG's Model Driven Architecture Vision.", "DBLP authors": ["Wolfgang Ecker", "Keerthikumara Devarajegowda", "Michael Werner", "Zhao Han", "Lorenzo Servadei"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715154", "OA papers": [{"PaperId": "https://openalex.org/W2945316761", "PaperTitle": "Embedded Systems\u2019 Automation following OMG\u2019s Model Driven Architecture Vision", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Infineon Technologies (Canada)": 5.0}, "Authors": ["Wolfgang Ecker", "Keerthikumara Devarajegowda", "Michael W. Werner", "Zhao Jun Han", "Lorenzo Servadei"]}]}, {"DBLP title": "A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics.", "DBLP authors": ["Ananth Kalyanaraman", "Partha Pratim Pande"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715024", "OA papers": [{"PaperId": "https://openalex.org/W2946147561", "PaperTitle": "A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Ananth Kalyanaraman", "Partha Pratim Pande"]}]}, {"DBLP title": "A Parallel Graph Environment for Real-World Data Analytics Workflows.", "DBLP authors": ["Vito Giovanni Castellana", "Maurizio Drocco", "John Feo", "Jesun Sahariar Firoz", "Thejaka Amila Kanewala", "Andrew Lumsdaine", "Joseph B. Manzano", "Andres Marquez", "Marco Minutoli", "Joshua Suetterlein", "Antonino Tumeo", "Marcin Zalewski"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715196", "OA papers": [{"PaperId": "https://openalex.org/W2945649828", "PaperTitle": "A Parallel Graph Environment for Real-World Data Analytics Workflows", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pacific Northwest National Laboratory": 10.0, "School of Informatics, Computing, and Engineering, Indiana University, Bloomington, IN, USA.": 2.0}, "Authors": ["Vito Giovanni Castellana", "Maurizio Drocco", "John Feo", "Jesun Sahariar Firoz", "Thejaka Amila Kanewala", "Andrew Lumsdaine", "Joseph Manzano", "Andres Marquez", "Marco Minutoli", "Joshua Suetterlein", "Antonino Tumeo", "Marcin Zalewski"]}]}, {"DBLP title": "Scaling up Network Centrality Computations *.", "DBLP authors": ["Alexander van der Grinten", "Henning Meyerhenke"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714773", "OA papers": [{"PaperId": "https://openalex.org/W2946451292", "PaperTitle": "Scaling up Network Centrality Computations *", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Humboldt-Universit\u00e4t zu Berlin": 2.0}, "Authors": ["Alexander van der Grinten", "Henning Meyerhenke"]}]}, {"DBLP title": "Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.", "DBLP authors": ["Gabriel Piscoya Davila", "Daniel Oliveira", "Philippe O. A. Navaux", "Paolo Rech"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715107", "OA papers": [{"PaperId": "https://openalex.org/W2945547757", "PaperTitle": "Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Informatics - UFRGS, Porto Alegre, Brazil#TAB#": 4.0}, "Authors": ["Gabriel Piscoya Davila", "Daniel V. Oliveira", "Philippe O. A. Navaux", "Paolo Rech"]}]}, {"DBLP title": "CE-Based Optimization for Real-time System Availability under Learned Soft Error Rate.", "DBLP authors": ["Liying Li", "Tongquan Wei", "Junlong Zhou", "Mingsong Chen", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715207", "OA papers": [{"PaperId": "https://openalex.org/W2945727914", "PaperTitle": "CE-Based Optimization for Real-time System Availability under Learned Soft Error Rate", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"East China Normal University": 2.5, "School of Computer Science and Engineering Nanjing University of Science and Technology#TAB#": 1.0, "Shanghai Key Laboratory of Trustworthy Computing": 0.5, "University of Notre Dame": 1.0}, "Authors": ["Liying Li", "Tongquan Wei", "Junlong Zhou", "Mingsong Chen", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "DBLP authors": ["Zhongsheng Chen", "Ying Zhang", "Zebo Peng", "Jianhui Jiang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714948", "OA papers": [{"PaperId": "https://openalex.org/W2946597463", "PaperTitle": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tongji University": 3.0, "Link\u00f6ping University": 1.0}, "Authors": ["Zhongsheng Chen", "Ying Zhang", "Zebo Peng", "Jian-Hui Jiang"]}]}, {"DBLP title": "CoDAPT: A Concurrent Data And Power Transceiver for Fully Wireless 3D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714863", "OA papers": [{"PaperId": "https://openalex.org/W2937764319", "PaperTitle": "CoDAPT: A Concurrent Data And Power Transceiver for Fully Wireless 3D-ICs", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Benjamin Fletcher", "Shidhartha Das", "Terrence Mak"]}]}, {"DBLP title": "Compiling Permutations for Superconducting QPUs.", "DBLP authors": ["Mathias Soeken", "Fereshte Mozafari", "Bruno Schmitt", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715275", "OA papers": [{"PaperId": "https://openalex.org/W2945578074", "PaperTitle": "Compiling Permutations for Superconducting QPUs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 4.0}, "Authors": ["Mathias Soeken", "Fereshte Mozafari", "Bruno Schmitt", "Giovanni De Micheli"]}]}, {"DBLP title": "Stochastic Computing with Integrated Optics.", "DBLP authors": ["Hassnaa El-Derhalli", "S\u00e9bastien Le Beux", "Sofi\u00e8ne Tahar"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714875", "OA papers": [{"PaperId": "https://openalex.org/W2963757501", "PaperTitle": "Stochastic Computing with Integrated Optics", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Concordia University": 2.0, "Institut des Nanotechnologies de Lyon": 0.5, "\u00c9cole Centrale de Lyon": 0.5}, "Authors": ["Hassnaa El-Derhalli", "S\u00e9bastien Le Beux", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Inkjet-Printed True Random Number Generator based on Additive Resistor Tuning.", "DBLP authors": ["Ahmet Turan Erozan", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715071", "OA papers": [{"PaperId": "https://openalex.org/W2946754041", "PaperTitle": "Inkjet-Printed True Random Number Generator based on Additive Resistor Tuning", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Ahmet Turan Erozan", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "HotR: Alleviating Read/Write Interference with Hot Read Data Replication for Flash Storage.", "DBLP authors": ["Suzhen Wu", "Weiwei Zhang", "Bo Mao", "Hong Jiang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715100", "OA papers": [{"PaperId": "https://openalex.org/W2944991027", "PaperTitle": "HotR: Alleviating Read/Write Interference with Hot Read Data Replication for Flash Storage", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Xiamen University": 4.0}, "Authors": ["Suzhen Wu", "Weiwei Zhang", "Bo Mao", "Hong Jiang"]}]}, {"DBLP title": "RAFS: A RAID-Aware File System to Reduce the Parity Update Overhead for SSD RAID.", "DBLP authors": ["Chenlei Tang", "Jiguang Wan", "Yifeng Zhu", "Zhiyuan Liu", "Peng Xu", "Fei Wu", "Changsheng Xie"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714938", "OA papers": [{"PaperId": "https://openalex.org/W2946498408", "PaperTitle": "RAFS: A RAID-Aware File System to Reduce the Parity Update Overhead for SSD RAID", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.0, "Huazhong University of Science and Technology": 3.0, "University of Maine": 1.0}, "Authors": ["Chenlei Tang", "Jiguang Wan", "Yifeng Zhu", "Zhiyuan Liu", "Peng Xu", "Fei Wu", "Changsheng Xie"]}]}, {"DBLP title": "Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips.", "DBLP authors": ["Shiqing Li", "Yixun Wei", "Lei Ju"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715190", "OA papers": [{"PaperId": "https://openalex.org/W2945385838", "PaperTitle": "Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shandong University": 3.0}, "Authors": ["Shiqing Li", "Yixun Wei", "Lei Ju"]}]}, {"DBLP title": "A Runtime Resource Management Policy for OpenCL Workloads on Heterogeneous Multicores.", "DBLP authors": ["Daniele Angioletti", "Francesco Bertani", "Cristiana Bolchini", "Francesco Cerizzi", "Antonio Miele"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715268", "OA papers": [{"PaperId": "https://openalex.org/W2945422726", "PaperTitle": "A Runtime Resource Management Policy for OpenCL Workloads on Heterogeneous Multicores", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Daniele Angioletti", "Francesco Bertani", "Cristiana Bolchini", "Cerizzi, Francesco", "Antonio Miele"]}]}, {"DBLP title": "DMRM: Distributed Market-Based Resource Management of Edge Computing Systems.", "DBLP authors": ["Manolis Katsaragakis", "Dimosthenis Masouros", "Vasileios Tsoutsouras", "Farzad Samie", "Lars Bauer", "J\u00f6rg Henkel", "Dimitrios Soudris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714930", "OA papers": [{"PaperId": "https://openalex.org/W2944819469", "PaperTitle": "DMRM: Distributed Market-Based Resource Management of Edge Computing Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Technical University of Athens": 4.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Manolis Katsaragakis", "Dimosthenis Masouros", "Vasileios Tsoutsouras", "Farzad Samie", "Lars Bauer", "Jorg Henkel", "Dimitrios Soudris"]}]}, {"DBLP title": "Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals.", "DBLP authors": ["Elham Shamsa", "Anil Kanduri", "Amir M. Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715134", "OA papers": [{"PaperId": "https://openalex.org/W2945466079", "PaperTitle": "Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Turku": 3.0, "University of California, Irvine": 2.0, "TU Wien": 1.0}, "Authors": ["Elham Shamsa", "Anil Kanduri", "Amir Masoud Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil Dutt"]}]}, {"DBLP title": "Scrub Unleveling: Achieving High Data Reliability at Low Scrubbing Cost.", "DBLP authors": ["Tianming Jiang", "Ping Huang", "Ke Zhou"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715169", "OA papers": [{"PaperId": "https://openalex.org/W2945576580", "PaperTitle": "Scrub Unleveling: Achieving High Data Reliability at Low Scrubbing Cost", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 1.0, "Huazhong University of Science and Technology": 1.0, "Temple University": 1.0}, "Authors": ["Tianming Jiang", "Ping Huang", "Ke Zhou"]}]}, {"DBLP title": "Learning to infer: RL-based search for DNN primitive selection on Heterogeneous Embedded Systems.", "DBLP authors": ["Miguel de Prado", "Nuria Pazos", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714959", "OA papers": [{"PaperId": "https://openalex.org/W2901177033", "PaperTitle": "Learning to infer: RL-based search for DNN primitive selection on Heterogeneous Embedded Systems", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 2.0, "HES-SO Arc": 1.0}, "Authors": ["Miguel de Prado", "Nuria Pazos", "Luca Benini"]}]}, {"DBLP title": "Memory Trojan Attack on Neural Network Accelerators.", "DBLP authors": ["Yang Zhao", "Xing Hu", "Shuangchen Li", "Jing Ye", "Lei Deng", "Yu Ji", "Jianyu Xu", "Dong Wu", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715027", "OA papers": [{"PaperId": "https://openalex.org/W2946801000", "PaperTitle": "Memory Trojan Attack on Neural Network Accelerators", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of California, Santa Barbara": 5.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Tsinghua University": 3.0}, "Authors": ["Yang Zhao", "Xing Hu", "Shuangchen Li", "Jing Yong Ye", "Lei Deng", "Yu Ji", "Jianyu Xu", "Dong Wu", "Yuan Xie"]}]}, {"DBLP title": "Deep Positron: A Deep Neural Network Using the Posit Number System.", "DBLP authors": ["Zachariah Carmichael", "Hamed Fatemi Langroudi", "Char Khazanov", "Jeffrey Lillie", "John L. Gustafson", "Dhireesha Kudithipudi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715262", "OA papers": [{"PaperId": "https://openalex.org/W2963711383", "PaperTitle": "Deep Positron: A Deep Neural Network Using the Posit Number System", "Year": 2019, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Rochester Institute of Technology": 5.0, "National University of Singapore": 1.0}, "Authors": ["Zachariah Carmichael", "Hamed F. Langroudi", "Char Khazanov", "Jeffrey S. Lillie", "John L. Gustafson", "Dhireesha Kudithipudi"]}]}, {"DBLP title": "Learning to Skip Ineffectual Recurrent Computations in LSTMs.", "DBLP authors": ["Arash Ardakani", "Zhengyun Ji", "Warren J. Gross"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714765", "OA papers": [{"PaperId": "https://openalex.org/W2901663942", "PaperTitle": "Learning to Skip Ineffectual Recurrent Computations in LSTMs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"McGill University": 3.0}, "Authors": ["Arash Ardakani", "Zhengyun Ji", "Warren J. Gross"]}]}, {"DBLP title": "Specifying and Evaluating Quality Metrics for Vision-based Perception Systems.", "DBLP authors": ["Anand Balakrishnan", "Aniruddh Gopinath Puranic", "Xin Qin", "Adel Dokhanchi", "Jyotirmoy V. Deshmukh", "Heni Ben Amor", "Georgios Fainekos"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715114", "OA papers": [{"PaperId": "https://openalex.org/W2946458591", "PaperTitle": "Specifying and Evaluating Quality Metrics for Vision-based Perception Systems", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Southern California University for Professional Studies": 2.0, "University of Southern California": 2.0, "Arizona State University": 3.0}, "Authors": ["Anand Balakrishnan", "Aniruddh G. Puranic", "Xin Qin", "Adel Dokhanchi", "Jyotirmoy V. Deshmukh", "Heni Ben Amor", "Georgios Fainekos"]}]}, {"DBLP title": "Cross-Layer Interactions in CPS for Performance and Certification.", "DBLP authors": ["Samarjit Chakraborty", "James H. Anderson", "Martin Becker", "Helmut Graeb", "Samiran Halder", "Ravindra Metta", "Lothar Thiele", "Stavros Tripakis", "Anand Yeolekar"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715153", "OA papers": [{"PaperId": "https://openalex.org/W2946792897", "PaperTitle": "Cross-Layer Interactions in CPS for Performance and Certification", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Munich,#TAB#": 3.0, "University of North Carolina Health Care": 0.5, "University of North Carolina at Chapel Hill": 0.5, "Micron (United States)": 1.0, "Tata Consultancy Services (India)": 2.0, "ETH Zurich": 1.0, "Universidad del Noreste": 1.0}, "Authors": ["Samarjit Chakraborty", "James M. Anderson", "Martin Becker", "Helmut Graeb", "Samiran Halder", "Ravindra Metta", "Lothar Thiele", "Stavros Tripakis", "Anand Yeolekar"]}]}, {"DBLP title": "Towards verified programming of embedded devices.", "DBLP authors": ["Jean-Pierre Talpin", "Jean-Joseph Marty", "Shravan Narayan", "Deian Stefan", "Rajesh Gupta"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715067", "OA papers": [{"PaperId": "https://openalex.org/W2946612659", "PaperTitle": "Towards verified programming of embedded devices", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "University of California, San Diego": 3.0}, "Authors": ["Jean-Pierre Talpin", "Jean-Joseph Marty", "Shravan Narayan", "Deian Stefan", "Rajesh Gupta"]}]}, {"DBLP title": "Behavioral Modeling of Transistor-Level Circuits using Automatic Abstraction to Hybrid Automata.", "DBLP authors": ["Ahmad Tarraf", "Lars Hedrich"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715184", "OA papers": [{"PaperId": "https://openalex.org/W2945593694", "PaperTitle": "Behavioral Modeling of Transistor-Level Circuits using Automatic Abstraction to Hybrid Automata", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Goethe University Frankfurt": 2.0}, "Authors": ["Ahmad Tarraf", "Lars Hedrich"]}]}, {"DBLP title": "Nubolic Simulation of AMS Systems with Data Flow and Discrete Event Models.", "DBLP authors": ["Carna Zivkovic", "Christoph Grimm"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715278", "OA papers": [{"PaperId": "https://openalex.org/W2945454631", "PaperTitle": "Nubolic Simulation of AMS Systems with Data Flow and Discrete Event Models", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Kaiserslautern": 2.0}, "Authors": ["Carna Zivkovic", "Christoph Grimm"]}]}, {"DBLP title": "Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network.", "DBLP authors": ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714788", "OA papers": [{"PaperId": "https://openalex.org/W3100083105", "PaperTitle": "Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network", "Year": 2019, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}, "Authors": ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Rebooting Our Computing Models.", "DBLP authors": ["Patsy Cadareanu", "N. Reddy C", "Carmen G. Almud\u00e9ver", "A. Khanna", "Arijit Raychowdhury", "Suman Datta", "Koen Bertels", "Vijayakrishan Narayanan", "Massimiliano Di Ventra", "Pierre-Emmanuel Gaillardon"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715167", "OA papers": [{"PaperId": "https://openalex.org/W2944939154", "PaperTitle": "Rebooting Our Computing Models", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Utah": 2.0, "Delft University of Technology": 2.0, "University of Notre Dame": 2.0, "Atlanta Technical College": 0.5, "Georgia Institute of Technology": 0.5, "Pennsylvania State University": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Patsy Cadareanu", "Carmen G. Almudever", "A.S. Khanna", "Arijit Raychowdhury", "Suman Datta", "Koen Bertels", "V. Narayanan", "Massimiliano Di Ventra", "Pierre-Emmanuel Gaillardon"]}]}, {"DBLP title": "NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support.", "DBLP authors": ["Weidong Cao", "Xin He", "Ayan Chakrabarti", "Xuan Zhang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714933", "OA papers": [{"PaperId": "https://openalex.org/W2945569829", "PaperTitle": "NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Washington University in St. Louis": 4.0}, "Authors": ["Weidong Cao", "Xin He", "Ayan Chakrabarti", "X. Y. Zhang"]}]}, {"DBLP title": "HolyLight: A Nanophotonic Accelerator for Deep Learning in Data Centers.", "DBLP authors": ["Weichen Liu", "Wenyang Liu", "Yichen Ye", "Qian Lou", "Yiyuan Xie", "Lei Jiang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715195", "OA papers": [{"PaperId": "https://openalex.org/W2945546236", "PaperTitle": "HolyLight: A Nanophotonic Accelerator for Deep Learning in Data Centers", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Nanyang Technological University": 1.0, "Chongqing University": 1.0, "Southwest University": 2.0, "Indiana University Bloomington": 2.0}, "Authors": ["Weichen Liu", "Wenyang Liu", "Yichen Ye", "Qian Lou", "Yiyuan Xie", "Lei Jiang"]}]}, {"DBLP title": "Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones.", "DBLP authors": ["Insik Yoon", "Malik Aqeel Anwar", "Titash Rakshit", "Arijit Raychowdhury"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715066", "OA papers": [{"PaperId": "https://openalex.org/W2946435186", "PaperTitle": "Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 3.0, "Samsung (United States)": 1.0}, "Authors": ["Insik Yoon", "Aqeel Anwar", "Rakshit Titash", "Arijit Raychowdhury"]}]}, {"DBLP title": "AIX: A high performance and energy efficient inference accelerator on FPGA for a DNN-based commercial speech recognition.", "DBLP authors": ["Minwook Ahn", "Seok Joong Hwang", "Wonsub Kim", "Seungrok Jung", "Yeonbok Lee", "Mookyoung Chung", "Woohyung Lim", "Young Joon Kim"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714950", "OA papers": [{"PaperId": "https://openalex.org/W2945226923", "PaperTitle": "AIX: A high performance and energy efficient inference accelerator on FPGA for a DNN-based commercial speech recognition", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"SK Telecom, 13595, Korea": 8.0}, "Authors": ["Minwook Ahn", "Seok Joong Hwang", "Won-Sub Kim", "Seungrok Jung", "Yeonbok Lee", "Moo-Kyoung Chung", "Woohyung Lim", "Young-Joon Kim"]}]}, {"DBLP title": "VM-aware Flush Mechanism for Mitigating Inter-VM I/O Interference.", "DBLP authors": ["Tae Hyung Lee", "Minho Lee", "Young Ik Eom"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714837", "OA papers": [{"PaperId": "https://openalex.org/W2946208430", "PaperTitle": "VM-aware Flush Mechanism for Mitigating Inter-VM I/O Interference", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 3.0}, "Authors": ["Tae-Hyung Lee", "Minho Lee", "Young Ik Eom"]}]}, {"DBLP title": "An Efficient Bit-Flip Resilience Optimization Method for Deep Neural Networks.", "DBLP authors": ["Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714885", "OA papers": [{"PaperId": "https://openalex.org/W2946682676", "PaperTitle": "An Efficient Bit-Flip Resilience Optimization Method for Deep Neural Networks", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Robert Bosch (Germany)": 2.0, "RWTH Aachen University": 1.0}, "Authors": ["Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"]}]}, {"DBLP title": "Approximation-aware Task Deployment on Asymmetric Multicore Processors.", "DBLP authors": ["Lei Mo", "Angeliki Kritikakou", "Olivier Sentieys"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715077", "OA papers": [{"PaperId": "https://openalex.org/W2937657700", "PaperTitle": "Approximation-aware Task Deployment on Asymmetric Multicore Processors", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5}, "Authors": ["Lei Mo", "Angeliki Kritikakou", "Olivier Sentieys"]}]}, {"DBLP title": "BioScan: Parameter-Space Exploration of Synthetic Biocircuits Using MEDA Biochips\u2217.", "DBLP authors": ["Mohamed Ibrahim", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715282", "OA papers": [{"PaperId": "https://openalex.org/W2944959384", "PaperTitle": "BioScan: Parameter-Space Exploration of Synthetic Biocircuits Using MEDA Biochips\u2217", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0, "Indian Statistical Institute": 1.0}, "Authors": ["Ikhlas A. Khan", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Physical Synthesis of Flow-Based Microfluidic Biochips Considering Distributed Channel Storage.", "DBLP authors": ["Zhisheng Chen", "Xing Huang", "Wenzhong Guo", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715269", "OA papers": [{"PaperId": "https://openalex.org/W2944968364", "PaperTitle": "Physical Synthesis of Flow-Based Microfluidic Biochips Considering Distributed Channel Storage", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Fuzhou University": 2.0, "National Tsing Hua University": 4.0}, "Authors": ["Zhisheng Chen", "Xing Huang", "Wenzhong Guo", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Block-Flushing: A Block-based Washing Algorithm for Programmable Microfluidic Devices.", "DBLP authors": ["Yu-Huei Lin", "Tsung-Yi Ho", "Bing Li", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715125", "OA papers": [{"PaperId": "https://openalex.org/W2946090394", "PaperTitle": "Block-Flushing: A Block-based Washing Algorithm for Programmable Microfluidic Devices", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 2.0, "Electronics Design (Estonia )": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Yu-Huei Lin", "Tsung-Yi Ho", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Analyzing GEDF Scheduling for Parallel Real-Time Tasks with Arbitrary Deadlines.", "DBLP authors": ["Xu Jiang", "Nan Guan", "Di Liu", "Weichen Liu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714859", "OA papers": [{"PaperId": "https://openalex.org/W2946406471", "PaperTitle": "Analyzing GEDF Scheduling for Parallel Real-Time Tasks with Arbitrary Deadlines", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong Polytechnic University": 2.0, "Yunnan University": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Xu Jiang", "Nan Guan", "Di Liu", "Weichen Liu"]}]}, {"DBLP title": "Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems.", "DBLP authors": ["Paolo Pazzaglia", "Alessandro Biondi", "Marco Di Natale"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715017", "OA papers": [{"PaperId": "https://openalex.org/W2946499774", "PaperTitle": "Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sant'Anna School of Advanced Studies": 3.0}, "Authors": ["Paolo Pazzaglia", "Alessandro Biondi", "Marco Di Natale"]}]}, {"DBLP title": "Hard Real-Time Scheduling of Streaming Applications Modeled as Cyclic CSDF Graphs.", "DBLP authors": ["Sobhan Niknam", "Peng Wang", "Todor P. Stefanov"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714771", "OA papers": [{"PaperId": "https://openalex.org/W2944946550", "PaperTitle": "Hard Real-Time Scheduling of Streaming Applications Modeled as Cyclic CSDF Graphs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Leiden University": 3.0}, "Authors": ["Sobhan Niknam", "Peng Wang", "Todor Stefanov"]}]}, {"DBLP title": "Thermal-Awareness in a Soft Error Tolerant Architecture.", "DBLP authors": ["Sajjad Hussain", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715105", "OA papers": [{"PaperId": "https://openalex.org/W2945730011", "PaperTitle": "Thermal-Awareness in a Soft Error Tolerant Architecture", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "TU Wien": 1.0}, "Authors": ["Hak-Sung Kim", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "A software-level Redundant MultiThreading for Soft/Hard Error Detection and Recovery.", "DBLP authors": ["Hwisoo So", "Moslem Didehban", "Aviral Shrivastava", "Kyoungwoo Lee"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715089", "OA papers": [{"PaperId": "https://openalex.org/W2945847683", "PaperTitle": "A software-level Redundant MultiThreading for Soft/Hard Error Detection and Recovery", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yonsei University": 2.0, "Arizona State University": 2.0}, "Authors": ["Hwisoo So", "Moslem Didehban", "Aviral Shrivastava", "Kyoungwoo Lee"]}]}, {"DBLP title": "Common-Mode Failure Mitigation: Increasing Diversity through High-Level Synthesis.", "DBLP authors": ["Farah Naz Taher", "Matthew Joslin", "Anjana Balachandran", "Zhiqi Zhu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714816", "OA papers": [{"PaperId": "https://openalex.org/W2945107406", "PaperTitle": "Common-Mode Failure Mitigation: Increasing Diversity through High-Level Synthesis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 4.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Farah Naz Taher", "Matthew Joslin", "Anjana Balachandran", "Zhiqi Zhu", "Benjamin W. Schafer"]}]}, {"DBLP title": "Exploiting Wavelength Division Multiplexing for Optical Logic Synthesis.", "DBLP authors": ["Zheng Zhao", "Derong Liu", "Zhoufeng Ying", "Biying Xu", "Chenghao Feng", "Ray T. Chen", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715099", "OA papers": [{"PaperId": "https://openalex.org/W2945942843", "PaperTitle": "Exploiting Wavelength Division Multiplexing for Optical Logic Synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Austin": 7.0}, "Authors": ["Zheng Zhao", "Derong Liu", "Zhoufeng Ying", "Biying Xu", "Chenghao Feng", "Ray T. Chen", "David Z. Pan"]}]}, {"DBLP title": "IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM.", "DBLP authors": ["Dimitra Papagiannopoulou", "Sungseob Whang", "Tali Moreshet", "R. Iris Bahar"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715139", "OA papers": [{"PaperId": "https://openalex.org/W2945193135", "PaperTitle": "IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Massachusetts Lowell": 1.0, "Brown University": 1.0, "Providence College": 1.0, "Boston University": 1.0}, "Authors": ["Dimitra Papagiannopoulou", "Sungseob Whang", "Tali Moreshet", "R. Iris Bahar"]}]}, {"DBLP title": "Using Machine Learning for Quality Configurable Approximate Computing.", "DBLP authors": ["Mahmoud Masadeh", "Osman Hasan", "Sofi\u00e8ne Tahar"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714957", "OA papers": [{"PaperId": "https://openalex.org/W2946208315", "PaperTitle": "Using Machine Learning for Quality Configurable Approximate Computing", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Mahmoud Masadeh", "Osman Hasan", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Prediction-Based Task Migration on S-NUCA Many-Cores.", "DBLP authors": ["Martin Rapp", "Anuj Pathania", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714974", "OA papers": [{"PaperId": "https://openalex.org/W2944815804", "PaperTitle": "Prediction-Based Task Migration on S-NUCA Many-Cores", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "National University of Singapore": 2.0}, "Authors": ["Martin Rapp", "Anuj Pathania", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "Design of Hardware-Friendly Memory Enhanced Neural Networks.", "DBLP authors": ["Ann Franchesca Laguna", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715198", "OA papers": [{"PaperId": "https://openalex.org/W2946189125", "PaperTitle": "Design of Hardware-Friendly Memory Enhanced Neural Networks", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Ann Franchesca Laguna", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA.", "DBLP authors": ["Seongsik Park", "Jaehee Jang", "Sei Joon Kim", "Sungroh Yoon"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715013", "OA papers": [{"PaperId": "https://openalex.org/W2937485308", "PaperTitle": "Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Seong-Sik Park", "Jaehee Jang", "Seijoon Kim", "Sungroh Yoon"]}]}, {"DBLP title": "HDCluster: An Accurate Clustering Using Brain-Inspired High-Dimensional Computing.", "DBLP authors": ["Mohsen Imani", "Yeseong Kim", "Thomas Worley", "Saransh Gupta", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715147", "OA papers": [{"PaperId": "https://openalex.org/W2946432794", "PaperTitle": "HDCluster: An Accurate Clustering Using Brain-Inspired High-Dimensional Computing", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Mohsen Imani", "Yeseong Kim", "Thomas Worley", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "Finding All DC Operating Points Using Interval Arithmetic Based Verification Algorithms.", "DBLP authors": ["Itrat A. Akhter", "Justin Reiher", "Mark R. Greenstreet"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714966", "OA papers": [{"PaperId": "https://openalex.org/W2943308041", "PaperTitle": "Finding All DC Operating Points Using Interval Arithmetic Based Verification Algorithms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Itrat A. Akhter", "Justin Reiher", "Mark R. Greenstreet"]}]}, {"DBLP title": "GENIE: QoS-guided Dynamic Scheduling for CNN-based Tasks on SME Clusters.", "DBLP authors": ["Zhaoyun Chen", "Lei Luo", "Haoduo Yang", "Jie Yu", "Mei Wen", "Chunyuan Zhang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715279", "OA papers": [{"PaperId": "https://openalex.org/W2944938400", "PaperTitle": "GENIE: QoS-guided Dynamic Scheduling for CNN-based Tasks on SME Clusters", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Jiayi Pan", "Lei Luo", "Haoduo Yang", "Jie Yu", "Mei Wen", "Chunyuan Zhang"]}]}, {"DBLP title": "A Pulse Width Modulation based Power-elastic and Robust Mixed-signal Perceptron Design.", "DBLP authors": ["Sergey Mileiko", "Rishad A. Shafik", "Alex Yakovlev", "Jonathan Edwards"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714806", "OA papers": [{"PaperId": "https://openalex.org/W2944911369", "PaperTitle": "A Pulse Width Modulation based Power-elastic and Robust Mixed-signal Perceptron Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Newcastle University": 3.0, "Temporal Computing, UK": 1.0}, "Authors": ["Sergey Mileiko", "Rishad Shafik", "Alex Yakovlev", "Jonathan R. Edwards"]}]}, {"DBLP title": "Fault Localization in Programmable Microfluidic Devices.", "DBLP authors": ["Alessandro Bernardini", "Chunfeng Liu", "Bing Li", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715023", "OA papers": [{"PaperId": "https://openalex.org/W2945274191", "PaperTitle": "Fault Localization in Programmable Microfluidic Devices", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Alessandro Bernardini", "Chun-Feng Liu", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "DBLP authors": ["Weichen Liu", "Mengquan Li", "Wanli Chang", "Chunhua Xiao", "Yiyuan Xie", "Nan Guan", "Lei Jiang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714844", "OA papers": [{"PaperId": "https://openalex.org/W2946451118", "PaperTitle": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 1.0, "Chongqing University": 2.0, "University of York": 1.0, "Southwest University": 1.0, "Hong Kong Polytechnic University": 1.0, "Indiana University Bloomington": 1.0}, "Authors": ["Weichen Liu", "Mengquan Li", "Wanli Chang", "Chunhua Xiao", "Yiyuan Xie", "Nan Guan", "Lei Jiang"]}]}, {"DBLP title": "Adiabatic Implementation of Manchester Encoding for Passive NFC System.", "DBLP authors": ["Sachin Maheshwari", "Izzet Kale"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714838", "OA papers": [{"PaperId": "https://openalex.org/W2945507388", "PaperTitle": "Adiabatic Implementation of Manchester Encoding for Passive NFC System", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Westminster": 2.0}, "Authors": ["Sachin Maheshwari", "Izzet Kale"]}]}, {"DBLP title": "Semantic Integration Platform for Cyber-Physical System Design.", "DBLP authors": ["Qishen Zhang", "Tam\u00e1s Kecsk\u00e9s", "Ted Bapty", "Janos Sztipanovits"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714993", "OA papers": [{"PaperId": "https://openalex.org/W2945662087", "PaperTitle": "Semantic Integration Platform for Cyber-Physical System Design", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Inst. for Software Integrated Syst., Vanderbilt Univ., Nashville, TN, USA": 4.0}, "Authors": ["Qishen Zhang", "Tamas Kecskes", "Ted Bapty", "Janos Sztipanovits"]}]}, {"DBLP title": "Worst-Case Cause-Effect Reaction Latency in Systems with Non-Blocking Communication.", "DBLP authors": ["Jakaria Abdullah", "Gaoyang Dai", "Wang Yi"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715264", "OA papers": [{"PaperId": "https://openalex.org/W2946068399", "PaperTitle": "Worst-Case Cause-Effect Reaction Latency in Systems with Non-Blocking Communication", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Informa (Sweden)": 1.5, "Uppsala University": 1.5}, "Authors": ["Jakaria Abdullah", "Gaoyang Dai", "Wang Yi"]}]}, {"DBLP title": "Harmonizing Safety, Security and Performance Requirements in Embedded Systems.", "DBLP authors": ["Ludovic Apvrille", "Letitia W. Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715124", "OA papers": [{"PaperId": "https://openalex.org/W2944850380", "PaperTitle": "Harmonizing Safety, Security and Performance Requirements in Embedded Systems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ParisTech": 0.3333333333333333, "T\u00e9l\u00e9com Paris": 0.3333333333333333, "University of Paris-Saclay": 0.3333333333333333, "BAE Systems (United States)": 1.0}, "Authors": ["Ludovic Apvrille", "Letitia W. Li"]}]}, {"DBLP title": "A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices.", "DBLP authors": ["Levent Aksoy", "Mustafa Altun"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714809", "OA papers": [{"PaperId": "https://openalex.org/W2945444276", "PaperTitle": "A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Istanbul Technical University": 2.0}, "Authors": ["Levent Aksoy", "Mustafa Altun"]}]}, {"DBLP title": "Scalable Boolean Methods in a Modern Synthesis Flow.", "DBLP authors": ["Eleonora Testa", "Luca G. Amar\u00f9", "Mathias Soeken", "Alan Mishchenko", "Patrick Vuillod", "Jiong Luo", "Christopher Casares", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714776", "OA papers": [{"PaperId": "https://openalex.org/W2945283099", "PaperTitle": "Scalable Boolean Methods in a Modern Synthesis Flow", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Design Group, Synopsys Inc., Sunnyvale, California, USA": 5.0, "Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 2.0, "University of California, Berkeley": 1.0, "University of Utah": 1.0}, "Authors": ["Eleonora Testa", "Luca Amaru", "Mathias Soeken", "Alan Mishchenko", "Patrick Vuillod", "Jiong Luo", "Christopher Casares", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis.", "DBLP authors": ["Heinz Riener", "Winston Haaswijk", "Alan Mishchenko", "Giovanni De Micheli", "Mathias Soeken"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715185", "OA papers": [{"PaperId": "https://openalex.org/W2946189651", "PaperTitle": "On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "University of California, Berkeley": 1.0}, "Authors": ["Heinz Riener", "Winston Haaswijk", "Alan Mishchenko", "Giovanni De Micheli", "Mathias Soeken"]}]}, {"DBLP title": "Approximate Logic Synthesis by Symmetrization.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Tiziano Villa"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715286", "OA papers": [{"PaperId": "https://openalex.org/W2945841959", "PaperTitle": "Approximate Logic Synthesis by Symmetrization", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pisa": 2.0}, "Authors": ["Anna Bernasconi", "Tiziano Villa"]}]}, {"DBLP title": "Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation.", "DBLP authors": ["Ting-You Lin", "Chauchin Su", "Chung-Chih Hung", "Karuna Nidhi", "Chily Tu", "Shao-Chang Huang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714895", "OA papers": [{"PaperId": "https://openalex.org/W2945841471", "PaperTitle": "Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Vanguard International Semiconductor (Taiwan)": 3.0}, "Authors": ["Tingyou Lin", "Chauchin Su", "Chung-Chih Hung", "Karuna Nidhi", "Chily Tu", "Shao-Chang Huang"]}]}, {"DBLP title": "Bayesian Optimized Importance Sampling for High Sigma Failure Rate Estimation.", "DBLP authors": ["Dennis D. Weller", "Michael Hefenbrock", "Mohammad Saber Golanbari", "Michael Beigl", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714879", "OA papers": [{"PaperId": "https://openalex.org/W2945537713", "PaperTitle": "Bayesian Optimized Importance Sampling for High Sigma Failure Rate Estimation", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Dennis D. Weller", "Michael Hefenbrock", "Mohammad Saber Golanbari", "Michael Beigl", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Wafer-Level Adaptive Vmin Calibration Seed Forecasting.", "DBLP authors": ["Constantinos Xanthopoulos", "Deepika Neethirajan", "Sirish Boddikurapati", "Amit Nahar", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715082", "OA papers": [{"PaperId": "https://openalex.org/W2946508874", "PaperTitle": "Wafer-Level Adaptive Vmin Calibration Seed Forecasting", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Dallas": 3.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Constantinos Xanthopoulos", "Deepika Neethirajan", "Sirish Boddikurapati", "Amit Nahar", "Yiorgos Makris"]}]}, {"DBLP title": "Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications.", "DBLP authors": ["Aibin Yan", "Yuanjie Hu", "Jie Song", "Xiaoqing Wen"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714841", "OA papers": [{"PaperId": "https://openalex.org/W2946458389", "PaperTitle": "Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Anhui University": 3.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Aibin Yan", "Yuanjie Hu", "Jie Song", "Xiaoqing Wen"]}]}, {"DBLP title": "Dynamic Scheduling on Heterogeneous Multicores.", "DBLP authors": ["Ayobami S. Edun", "Ruben Vazquez", "Ann Gordon-Ross", "Greg Stitt"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714804", "OA papers": [{"PaperId": "https://openalex.org/W2946666640", "PaperTitle": "Dynamic Scheduling on Heterogeneous Multicores", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Ayobami S. Edun", "Ruben Vazquez", "Ann Gordon-Ross", "Greg Stitt"]}]}, {"DBLP title": "Selecting the Optimal Energy Point in Near-Threshold Computing.", "DBLP authors": ["Sami Salamin", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715211", "OA papers": [{"PaperId": "https://openalex.org/W2946439370", "PaperTitle": "Selecting the Optimal Energy Point in Near-Threshold Computing", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Sami Salamin", "Hussam Amrouch", "Jorg Henkel"]}]}, {"DBLP title": "Exploration and Design of Low-Energy Logic Cells for 1 kHz Always-on Systems.", "DBLP authors": ["Maxime Feyerick", "Jaro De Roose", "Marian Verhelst"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715079", "OA papers": [{"PaperId": "https://openalex.org/W2946673651", "PaperTitle": "Exploration and Design of Low-Energy Logic Cells for 1 kHz Always-on Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Maxime Feyerick", "Jaro De Roose", "Marian Verhelst"]}]}, {"DBLP title": "Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms.", "DBLP authors": ["Valentino Peluso", "Antonio Cipolletta", "Andrea Calimera", "Matteo Poggi", "Fabio Tosi", "Stefano Mattoccia"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714893", "OA papers": [{"PaperId": "https://openalex.org/W2945594346", "PaperTitle": "Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Bologna": 2.0}, "Authors": ["Valentino Peluso", "Antonio Cipolletta", "Andrea Calimera", "Matteo Poggi", "Fabio Tosi", "Stefano Mattoccia"]}]}, {"DBLP title": "RDF: Reconfigurable Dataflow.", "DBLP authors": ["Pascal Fradet", "Alain Girault", "Ruby Krishnaswamy", "Xavier Nicollin", "Arash Shafiei"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714987", "OA papers": [{"PaperId": "https://openalex.org/W2924580425", "PaperTitle": "RDF: Reconfigurable Dataflow", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Pascal Fradet", "Alain Girault", "Ruby Krishnaswamy", "Xavier Nicollin", "Arash Shafiei"]}]}, {"DBLP title": "Probabilistic State-Based RT-Analysis of SDFGs on MPSoCs with Shared Memory Communication.", "DBLP authors": ["Ralf Stemmer", "Henning Schlender", "Maher Fakih", "Kim Gr\u00fcttner", "Wolfgang Nebel"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715052", "OA papers": [{"PaperId": "https://openalex.org/W2945316151", "PaperTitle": "Probabilistic State-Based RT-Analysis of SDFGs on MPSoCs with Shared Memory Communication", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Carl von Ossietzky University of Oldenburg": 3.0, "Oldenburger Institut f\u00fcr Informatik": 2.0}, "Authors": ["Ralf Stemmer", "Henning Schlender", "Maher Fakih", "Kim Gr\u00fcttner", "Wolfgang Nebel"]}]}, {"DBLP title": "Speculative Temporal Decoupling Using fork().", "DBLP authors": ["Matthias Jung", "Frank Schnicke", "Markus Damm", "Thomas Kuhn", "Norbert Wehn"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714823", "OA papers": [{"PaperId": "https://openalex.org/W2945538340", "PaperTitle": "Speculative Temporal Decoupling Using fork()", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fraunhofer Institute for Experimental Software Engineering": 4.0, "University of Kaiserslautern": 1.0}, "Authors": ["Matthias Jung", "Frank Schnicke", "Markus Damm", "Thomas Kuhn", "Norbert Wehn"]}]}, {"DBLP title": "When Capacitors Attack: Formal Method Driven Design and Detection of Charge-Domain Trojans.", "DBLP authors": ["Xiaolong Guo", "Huifeng Zhu", "Yier Jin", "Xuan Zhang"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714906", "OA papers": [{"PaperId": "https://openalex.org/W2945793150", "PaperTitle": "When Capacitors Attack: Formal Method Driven Design and Detection of Charge-Domain Trojans", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Florida": 2.0, "Washington University in St. Louis": 2.0}, "Authors": ["Xiaolong Guo", "Huifeng Zhu", "Yier Jin", "X. Y. Zhang"]}]}, {"DBLP title": "Four\u211a on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication.", "DBLP authors": ["Hiromitsu Awano", "Makoto Ikeda"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715287", "OA papers": [{"PaperId": "https://openalex.org/W2945129064", "PaperTitle": "Four\u211a on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 2.0}, "Authors": ["Hiromitsu Awano", "Makoto Ikeda"]}]}, {"DBLP title": "DArL: Dynamic Parameter Adjustment for LWE-based Secure Inference.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715110", "OA papers": [{"PaperId": "https://openalex.org/W2945964968", "PaperTitle": "DArL: Dynamic Parameter Adjustment for LWE-based Secure Inference", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyoto University": 3.0}, "Authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"]}]}, {"DBLP title": "Timing Violation Induced Faults in Multi-Tenant FPGAs.", "DBLP authors": ["Dina Mahmoud", "Mirjana Stojilovic"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715263", "OA papers": [{"PaperId": "https://openalex.org/W2945378913", "PaperTitle": "Timing Violation Induced Faults in Multi-Tenant FPGAs", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Dina G. Mahmoud", "Mirjana Stojilovic"]}]}, {"DBLP title": "Aging-aware Lifetime Enhancement for Memristor-based Neuromorphic Computing.", "DBLP authors": ["Shuhang Zhang", "Grace Li Zhang", "Bing Li", "Hai Helen Li", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714954", "OA papers": [{"PaperId": "https://openalex.org/W2946591837", "PaperTitle": "Aging-aware Lifetime Enhancement for Memristor-based Neuromorphic Computing", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Institute for Advanced Study": 0.5, "Technical University of Munich": 0.5, "Electronics Design (Estonia )": 3.0, "Technische Universitat Munchen, Munchen, Bayern, DE": 1.0}, "Authors": ["Shuhang Zhang", "Grace Zhang", "Bing Li", "Hai Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing.", "DBLP authors": ["S. Rasoul Faraji", "M. Hassan Najafi", "Bingzhe Li", "David J. Lilja", "Kia Bazargan"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8714937", "OA papers": [{"PaperId": "https://openalex.org/W2945611782", "PaperTitle": "Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Minnesota": 4.0, "University of Louisiana at Lafayette": 1.0}, "Authors": ["S. Rasoul Faraji", "M. Hassan Najafi", "Bingzhe Li", "David J. Lilja", "Kia Bazargan"]}]}, {"DBLP title": "RED: A ReRAM-based Deconvolution Accelerator.", "DBLP authors": ["Zichen Fan", "Ziru Li", "Bing Li", "Yiran Chen", "Hai Helen Li"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715103", "OA papers": [{"PaperId": "https://openalex.org/W2946334728", "PaperTitle": "RED: A ReRAM-based Deconvolution Accelerator", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Hai (Helen)Li": 1.0}, "Authors": ["Fan Zichen", "Ziru Li", "Bing Li", "Yi Chen", "Hai", "Li"]}]}, {"DBLP title": "Design of Reliable DNN Accelerator with Un-reliable ReRAM.", "DBLP authors": ["Yun Long", "Xueyuan She", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.23919/DATE.2019.8715178", "OA papers": [{"PaperId": "https://openalex.org/W2946047477", "PaperTitle": "Design of Reliable DNN Accelerator with Un-reliable ReRAM", "Year": 2019, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Yun Long", "Xueyuan She", "Saibal Mukhopadhyay"]}]}]