// Seed: 1911745020
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10
    , id_12
);
  assign id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3
);
  wire id_5 = 1 == id_1;
  module_0(
      id_2, id_3, id_2, id_1, id_2, id_1, id_2, id_1, id_1, id_0, id_3
  );
endmodule
