// Seed: 175155749
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri1 id_9#(.id_16(1)),
    input tri1 id_10,
    input tri id_11,
    input wor id_12,
    input tri id_13,
    input supply1 id_14
);
endmodule
module module_1 #(
    parameter id_24 = 32'd65,
    parameter id_25 = 32'd60,
    parameter id_36 = 32'd36,
    parameter id_37 = 32'd55
) (
    input tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6#(.id_39(1)),
    input supply1 id_7#(
        .id_40(1),
        .id_41(-1'b0)
    ),
    input wire id_8,
    input wand id_9,
    input tri id_10,
    output supply1 id_11,
    input wor id_12,
    output wire id_13,
    input tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    output tri1 id_18,
    input tri id_19,
    input uwire id_20,
    output supply0 id_21,
    input wire id_22,
    output wor id_23,
    input supply1 _id_24,
    input tri1 _id_25,
    output wor id_26,
    output wire id_27,
    input tri id_28,
    input wand id_29,
    input wire id_30,
    output supply1 id_31,
    input tri1 id_32,
    input tri0 id_33,
    output supply0 id_34,
    input wire id_35,
    input wire _id_36,
    input wire _id_37
);
  wire [id_24 : id_25] id_42;
  wire id_43;
  assign id_41 = 1;
  final @(id_1);
  logic [id_36 : id_37] id_44 = id_29;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_13,
      id_2,
      id_4,
      id_13,
      id_1,
      id_33,
      id_32,
      id_6,
      id_35,
      id_33,
      id_30,
      id_7,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
