-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Tue Jan 10 20:27:57 2017
-- Host        : txjs-130 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_35_1dsp_ip/multiplier_35_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_35_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UiVJpLntSuwBwNHM9SmfzstBwxUe7QUyPwNjLYRU4/JyeM9OrTuEW4B/0ZXcG0w4EQJzB1wf9Dmw
/P8HQ7Xtoa6MtVKIIJ/rwEKZkWyegsjREwdYphu7094cnt/YULqXS+isYBYIoEqvlfYuh0EFhLJV
BDBttzjAJa/xTjjNq6Bz4kX/OCERy83mz0blwmZSFXffkKNrbs8paY2jr7lGPTRwz+O4SHqx1jLj
OCfmtx9aJvnHmWLpX7pWu/SIHtwjDb1D5J1B3r/vDblHnBRIeJZYnQBIsptSeuMICxlLOxi+knMN
ozkc4DkZENnk8cB5esxkG/KaD2JWGjBZ72Gdaw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
iZmYLhILDCE36QBpP7Mfrgm4XpMlgQxXSE8PQxtXK3OqswAfG+Po9v6sPmfMkjef8qNJRkltF4KW
MKQgJmJbwC7qWZc0yPfXHJacXKFapyU4hl4exk56DnTOlSxwLa+daWHKUwB3IwEqRFaY+lyRozBu
Sp/rqPzZNhjUCop1DOxzcDNmlz1nu0RlKt63MSB3pTOtHwH+F1hf+qvsiJlKaiVtoLK5Kv73vI/F
qETJ3lzW/VvSgQ3c2YJuMrwOfms6+qhmRIPP4cDmBkKBvXtQbNFwuq6yoUec+hFuZPFKbT2yK0az
nvsYQb8HEh+FFGEAPbi5rNLyRG7AOReI2pNDbA==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6032)
`protect data_block
JIDHZ5AlIELCHoQbu9xLax5HL1v13sKZczZIWSMCNvx8OnZLAvG76jrZcR3ICqrmlwMCMNoqUD2Q
cgLRx1NuNoFDeG8S/pQlPpBfU1Chjb1OTEP/7Rk41QAoO3EEn2uJbj5QHYRUUEF/38ZRtmis1YJz
0mte7KTqHIdg4w/MgedMX7yr9TOD/3AhsUmzip0c6ga+URhuXBG9oe1e4/DqpvjEpiWv01j+FsoX
XOJ5q/xwXL4g80bFphBvAQJBMzNQSW6tm7x6gcbaNjHbhBsrQZeclcInajm+IRhnGTkqCB167ZOq
Wbek1RFEA9K7SgVZZNoNA/dbc8yFIFL2V7ztxcaxgrD+/R0gs29l1EAmWmmBi/hxPIrFeFyKo76j
Bbaq69ZTGe8gjjsDHk9BD1meCG/iV3X8gzKvujOD2r2smRyXaEs1Nr9b2Gac2sLFEdNKfqpq+t0n
LHLlVLQ9sqQ72QYD7PofGJU8rrwG/vhmrQUfjIZrCqAdbqbjgOT6Nx25ROwnsUM93MUy3iLwVi3G
dJpuhJalemJYgMpQjlekNXqiKJwbtZPLmTVAToktb0iP/drnPoywf/BiSmfK6c+OISetzCrinZVr
nJ+ACgb8kiunVwXAS3HptWvYvQwJqGdrjlvsxCLOSk+oAsSiyRzlJayVWSf19X6tJv6/Oim7mocK
UpXquCwXA6/9ZrLKxAPvXsRBClGgFY0D8onR3NQ16Lom4G1bkA9R8GnZvb+ap5Ngos4CELvdIkZ4
coSJ6xPvulR+NfFjW+Opk0H4o2872hcpsF1BCsImFXMzGoFodIToOpOmbIJPolRq/nKEXS6TRppL
maoSbDRI65ayvHAep56JA7NAbMcNvz8axV2u07GQKsJpZPBhv6ZByvRRxjQx3ZwHCbgu5zHQn/3t
1vIXke5ro5Xhuhca+bjrKUd3CAaVycPMuoLahrfuubZJs8ry7UFfmthYYYHOQSJdKI2BkMZllxBs
xAs1wIeu9MH5T4IQB89bPrn0hMiJyEUvuQu36QdUVyzClOqo7aV17zS81gr2jk1yUG1SuJnzw8xC
bcbvQ4hoNmYXUMyke2hg+YA8MycRx0EaQ+oYh7BY5Big+iKoJvrxFxEzWUOrzBP8gLSLYjX+nQF1
G+oEhecln8J6Vl9Xq3Ufd/cIZZZ4NqZOPHcMFhzhJfgA6E8uUL4kAhezvNum3W6UJH8KaZJpeNWZ
OfwyJAwheqfGWw6kzP0038YTK8/I53xqFGYAUSdO6IT/NEAGVWvhaXGPo974NpF3ZZ9eZB5QP2Og
yYHtxUs8YWpY+20ok2B7ldVvxdLVbflHAg5TsCzAcOn1Ubs7jDRPSKOH4R0AC3AvWz5wGqNxuRAj
N4wm2j3kOzZhR1vTpRDy1RlJcntcHweYUEznAU+c9fqM3b9thFX85CQUBlml8rzoptZxpkCs9KPo
Z1PJDUJXMbQJIRvJk4Aijez8beaiz4laD7vMkZwen7l55HGprz5qIBrFczHPkIwqZZnipeNmavDh
jOJpxSHANrxZOHK4FHkcqkoBl6d/BWTTJpQFSYkgVfrXbQyrh4a4uUz9yCW7lsTX/tSUJ0SwNZdT
oAaesJaHny59jixacXb2oG0hW7gOngavBkQWjg0WaSCBkt2qK0Qks4r3SfizoykeRkVGAIyk+jUJ
/gsi6tq0mBvSRWe86Rpa1lZy/q9F8fXgWXT6xzfh6RZMhSubPdQFUeo4vOtaoQ7DLDrDV5wxSft/
180TqSoygkrMMpfu15uXVIvJWoWDZ+SDnT1/raJt7OZ0rcfkTZVN+e51EOg1qcUnEGbN/ExCIm46
cQ282HNOQL3+2hCxi4BYXhGUHGAZ7sVkTm2uhthjAW7VSG6EMnW8QA6zIMA0P1qo3dkQIEjy+L5J
/Q0+1l8vVmPzWs6kFGmFVKd/BHxCuU2FZDPfFrHvWzt4vGeotgeo02aAycFkgkU1gmUN/Wj9PGVq
Rs3TUlAfoCDHziKNxbFb6uTLB2uGSuJMmn3RKpIC/GJn85rAxxHX3zYAKvzC+c1f+hz8BMZ037Lr
cDaL5l7vgapaiDj7Mb/f9jPRwxySC3PIhkk5+axU8CtniOWE+0zuE3iFV76I8SJGwJn0Y2pqFdux
IO1Kmsk0D7NCxNIwfStpA1ZmPWvYKAZ8iINfP4mJfS2pIRQNcNG2PoAypFB8oMq3Rlj5WY+/pj16
NXbDCeeviqV5xOPAjyvkF5OXzMR9YTiatTpcsqzVE7SSqmQaHyzxuMOx9jP3il3HTgWKtH5IpVhQ
CuVfGn6bVq92GQZIcVKhpcghpzEtasA8I+VTzf9WLfs1yRyndELjKNjQTDEFm37iMgoir10azrwr
w6bF3qO5tpOW5yRlqiGfkOPQ32faYpNvV5FIz/KUUUWRPC4dXf7bQLz3RE6jcFo91AbKwib9iGgQ
aseEijRd7endv1xdE6ZhRQq1v25XQVVq+NKu4ay7o7qrnsCz5pdHNC1Ikv3+KCbHOejPcSa9m2Sx
TImSbafNVhw4JCQzSOc7AP1LPlF68lnnJf4LEtk532yC0UcKljB70rE2A8C/sFEDDrhXvNgzMnq/
2pbEZQSxJxBlDEYcIzExmLGFb2pQlanpxfgxGxBrsKLbtdOtjKoogcqpeeQvcARqp1t3gLQRWnlm
ELDUo+ph+/in7z94w/wihSpHaEKbBhb5OLHlYes9h7FUoRILS3JUUO8zogiFzJq+MTGm1VZS24lF
P9EklRb0pLPMF0l6LH7DrHkbvNnSgAOLS82wVAuyEojwM3VLy82Ye+yhue2VfisKAxtnXgnjrGlX
aBeMyJkU6+BVeDV0h8ECOP4MVi5Y1exkhArCB7FVf0+XH0kjh24xMqBzzb0+b/TVTzpy0zS4cNtj
H1vOS12jciv896neQDO6VKdDdt9iCKubSAYkGfGQxHwrDUR1lQe84XU/qut473kgvgusLYtkOCjx
gtYRV1wzLR3Q6LDjnl+HTy7e1EEQIryQmOJn+qaoD68tfdzvHPCJ9iJXnf6CIDc/2V+KCBAPP3Ax
tiMronTs6ky6F4dxV/O1ukRxoprBGIltgjdNUfCdYwR836yzYk9c1TmLhDM0I8Z6A1W4CEa8vcds
H8r2myZ3wNJ5QRNZRO8rDLlhPblXtW+rhsnxnngdVADmH4qmGvEzhcj9Vh0QZcwxYlCdVH3RaA59
miWZMuZzutIKZQFnvVhAew0Ee7haTaIg3V9617ERx0BEpPIrIEfBYB11vlxMyHOVV/M4CFuqFAvv
frIIqb7W5cqQSfL3fB+PxkeUx9cQXbOiXhhcpdUtJuWvJt5WgUd/fLWkC4brJwwEPs/ofsN1GIhi
eYupxP6Ob5eFX4/M8umrjdUTDp/eU/nXWJl1pqJrG9p7YFNNVJxPZyBsLki08geZwDpgDJIgbmHu
gr1MEIpN298VgIekGnSRYZmZRViKtgCjgN2IVjh0yoZurkmjmlUh+GAMMRwv0R+cI4WDT+23ZmQd
J/GAuQRcki0iiLNNipd4Ys79IFi2GVtIX/OfrLFGkescwisqkYZbTdopIqASVIniHL04MJRrDXvy
Onua/lfwtb0ehVWoxYUWqEHsXu+2T6+Z5DTyxHm4a4995r4RASe4QTXrUqQx8myIMc7nEOInuemj
Ul033IAfj8KKoKorE+IM42402Pf6E7pbFVxDO7ECpfCN45IM7gpaCPTdnOuYX+XV+tBO66eG/8mb
Buj8yszBqCeBSD7un3WV7CDt9dFTotl2c/KPzfaNbod8qoDOdt0mG6h1FXuj9HLJ653+1JBaCg3m
WccJIGdH995a54RRsfLhEBKZ8OOQcKg7zBz7p3n8Jjh8x/PA5HRjk7EaQREsSCGeekDj7cdToEPQ
HgAwivjJeKW9qNl0x5v107O4Qo104AO0K7XhdaHEP1sBJ+kPPHOR/EXhrUNtQHQrVifeMr75r0Uv
g7QaV0cXtzdEWG3Qsv0Fkf7yirgB2o1uND34FAAgwelAsJh1krB2LcPiwhg4YaN2RUwkCm7fyyv4
VKfwBeX8NCt5H2LTz/sVd8/b2p+yddGrtXE2YhkZjEz3mfj9EDUak28ocD3XawyIhmO7KFhOzsqY
X9NvXhXsZmdcsIeZ9Qkh0SEshAL1GKli9lKl0m7hIgRre207dYYZ8mXr/kM8i5sPILCoV7P2zhkA
CsIzMS2s+XDdpbat2ynSAfvYkAbPsyxCrDMJLNNIQYhXFDm9lEhfFeK+9ZJGduu2vbn4c2Y0/wft
qa3dEIdx3pbqVum8ppyYlXurUCsbYPzazT/8txZPgfo/uj4lbQJSFGXuxPEa6j3+PI34tp462u/L
RS4fLSX0ZMUm1L+aYjT5QUcZbPsJGrZaVN32aSzUQfX8tchL8KCU1aoFyLjiKktBD9GGMSeIQNe1
L6EUU0r0i4ET5H+ryFb80ZQVAo9Je9bopvvPcRAskXuxBdapaWSp58KlyIp0gQ2bmkawM3OA9z3K
wXil45GHYznU6LOMG9cUK86REI38zDA3mn+Qxz5DWyAxsLY84MDAD0JL0yqqp1HJ3+mS3WqKRye0
hDQWjuN8H+F3rRN47IsPOFxfm2csh32Ycyls3AMJCDSSkeFtRg1PxY8re0cJ9U5XIRlgC6wz+Cqh
tAm7X8G7AoyQKRyKrf8Bxh3gOCLdfI2XMaimJ6/9npQqNIrjn1VoS1IDoegJcRI/UnjdH3w8Ei4R
EWXEz6VultMhhkooKjL+u9BtSTpymOhnU4q0qtF16tGK46/TDiRcJJqLc4NQ030lIwq38uBdOSOo
iaT32YlDEWWKLwxJ3L7tly9AMaf6E/T2+cmD+1/1nk8oEmCYe9+fpVeJmWv1YwNwC8XURFZNPUWd
eWC4yz309PQ7niBvHr2gDuZgnAguksOF5BnsJBVlg+wv8uQ+Iko8HKLu7oLCX2l2UyzO9MuLq6Uy
BuKJVI84Ct6O9ExkkiAsJ7jv7p3uYiPLktIfJ6Pthu/lUnx2f6vxBr1Fq7IXd/54MNO4geLhKevk
B7294WLz+GSnfL3ueHZkj4arYJXx3IqPWENO95Ta1pH4lAB41krfMTGGN1Uc5koYvirBjPPAzG9O
JDWnkMsy0SIYqRRPKNS3SOLeJJletcBBUOww1RvKTWvOB+H8ACp5D2lawY1Y0zX0tfcay2E4O1l2
gpG0QnE4VN+am1/mkBxruJPSbbgqtbtEjLXAOudkzozzczPHNEdlaYvT+TwbuCemxCFvm7dmcDsO
Cr2K2GCjfTJgvwK60BVADCqn6kxFmgzF/YerrvTrfjQSvp4hBucfaq6E+jjFeQvG1C/VdqL9mHVt
FByRfunDfdryyG5u4kkSb5KpQ71EpjbG/3I4POsc97pm78Houlzan9GxhNd2XX0ah4x15CeVA/Fr
ulAthQeHsZBjK8lJGhetLhyPEd+ddr4Nemx2KPVawzK0tL1FvH88re3zsLDkHmOQJnvxa+hPzqs3
HJfs8sOxi6PTXoh4Y+WRB4E2xrUreM7exTMf34xRf1QjEbNGJb0KXjaIpvLe/pCIyHv1c7gFvH/9
ehtT2UPcIaPD5fVinltaSPX7uQ40ce48ahFmGOxpP7ICnOId8VJyncVDPPkKEG3C9He98P2fNoyI
Sn1Itd3SEDEqvk3V94xY0DZx3qULuFZbe9fDm/Ie1HUG6Vdy5+gxwA/7C5B5vM0Pgrhxz2B5VQ7P
8OBB/a/61YKYRGgooABQfRA5I2ngviPREHAJLLrGUGXDK9HqKsQr3UZKQXyx511D90EDdTMAhxxi
Lz4tDgrgUF5XDID0WanTMVlGn4xy9ajWtgZC3Q6PdmBAh/62rHoim+MsebDIzwGLju6KUwJdE0u6
iRu2hMuunToK8a+eHOj8j41eVMS4ZDkIkx95OktF1mkqIi7AhUxc+RaIV0pCeee/l/NH0JO1g0Uy
GO33Sutkiu/KMPcmdgJJBzibzEYNekAjm58kD55d7A7qLNOJqgLKWAIOovsmqweA3WUj3A4s4PfJ
CtEkpqa13UiX/bZGz4jPDn/CmcvFpls21+UIbMfVuPxGJIFovihTfQ1tCl+rilNr/yxzfDbQq6ax
zA3zYQc4ThniAkG00sy+IHBlF+DckcyBPRtUJgnVAmKgasTGM/ZghtBDYsiVMp9+IuFIhST9MNq+
kfd3S7l2/DG99+SvpoJUYOEB1dmojonCDubg7I1mn6To0OWNVUQVRBURffshsmsERc3xWsQ+rKiy
gSgUqNq3TmASSOKsqxyDDF7QBHj9N7BTvMIajQJtRfzu8Vzix719Lo5iDXwtvVx6V+g3dRZpQv1i
et6uSyNv+kepia7gtmmVqRxQ4XesiSj6D0GgzIwtI81EvM8M+FtF1OW1QXccIffAgLJKk1WpWXDB
n/Fo30/r9hVqaUCzbxcEu8HWjAbuHmSdF7iaz4pajQEoo1Pnx4F3OLWWCab8ixpFZqJnNBaSxr7s
NvPg79HynD271K5M0bal7XIJm9Ilao3dNzU0bp3L3qfiItMWlFO/mQp7WzSYMa2cFYTM+skd5fJI
IsiF9Q7rxwpBReCJZEGG0dYF8ZXImzN4BPoK8K3PXYMxJROi56sKVO70/9XUXnx4rkPSa9fv47Xo
j9vkgCcsXBw+mcRX4w6JI1Nf+K7Yx4roqr456CPv5r8pfWhF5lo7SfWM+eNn+BbvmuwOoKRc2llF
T8SF8tKNQ+h15hofb+B9FRAN0kVDSG/w52JL1NQcLMg+UkGBn+7B/OFkV/wN9bj/h3+XS2QS8pRJ
/BkyGPwvnKNUJuPo1B327njpzNdmfy7DFLfdaNOSSRmMOnuY8chRnBE+tuC3m87xxy/bTCDl+K5b
C8cFeLA+d6pJr/Ysze6lCC+/ZTR9T/5L46Si2TRSLwCD/mX/6x0l6/Amh7zRU81jSEC1b5HnhgAM
uSHNWLvz2tkZXbI8Rhj24ihZfGHYTiTdNeaFUQKsEgBrt8mNuR457V/t2hLtGMx6X5mufKmkopGV
gBQS8DWdGrnWyOPpHocA6Alri8Tb9ikN8RHXWlP/ssozJEnn1SziyVu7NNpICyq8tfOVUe2hrVOu
x9/BZAl2v0AbrUqDZ5NsYtYMGwEqKEVOd9PTv44p5grpyyc6QYrBLkV8cOBNeZcCFvPpZ0bi3dt+
fSdqi/uqtRuJY3qaBuyzSgqFzZb1edX4wvLaBxZxwfo3If2xheLo00QBDjrbnB4nkaGLnNLWXVmb
OMZFyG3WkYMvM12/jRsJRyfbeAmoKvdfJgnF4iecocc2xAXqrX7MpBcosWKGrz8DqtFAMUXJ9qG0
LjJXQ6UtzJ3Q1s7fpn2EilAvIaNlrMwqkAc6CABHodY09KwCVsPjDgTqYHDvfw4x9heNLVCZsg5+
q3DGa4P3ocGbgarBNR1spXejTu5OAIOxegaKAhMjPt6Vndq0m3FCrjIusNfeiCJ+VM5DLm620jpd
PKs03D6GH3vufO29Al1yPQmytxuLwxmuEb6udUANKr/6cjC6lb1BK+sZZhacQLHwwAix8dtfZSd1
YulUKm/gYLw/5SiDc6l8MP2/0I2uS9NVyteZxKmbWVuO0rUG9uMd/CY9cq5WjDwtl1y76/zsHduH
GrMUNkqJhQvuDoUtPaN6Xc3Tux0wKwAtzam0iQhWhszonXm6c/b6Q1HQLbc9jqW+Ml65Hp8YmMge
CUiCBLZLOSHwVL1Ked8xGtcoKjazUc1oi3GxR0yp7Jk+5F7tKKqUldLBUK377jJ3FQEHFwulj/FJ
mWRijk4a8bS2SlkGZly+nai3JdBN0kO4YbrmmLhhK0aYeHqzGAB554BBEzEDfwyqLNgtWcgMhtb1
QQELhZn36gFfg/iJEBNA13BsrckWBl1uQNoRxd/w2TJFIc4qdWhaYh17OwahFxBrAQgpL5PWttx6
f8xfoTLfywhoYzcxjVCrJ6q9dN9Us6jUrFhhBpcKy7XPaRVTg3O6FcnM0zi6nBVbcn0fMo3jVQaR
ZEm6dlyVnITbUo5u4RzooB+3AnElfogpfmuZC+lnBE9cLxOs8rn6JnUe/R8XaxU=
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
UiVJpLntSuwBwNHM9SmfzstBwxUe7QUyPwNjLYRU4/JyeM9OrTuEW4B/0ZXcG0w4EQJzB1wf9Dmw
/P8HQ7Xtoa6MtVKIIJ/rwEKZkWyegsjREwdYphu7094cnt/YULqXS+isYBYIoEqvlfYuh0EFhLJV
BDBttzjAJa/xTjjNq6Bz4kX/OCERy83mz0blwmZSFXffkKNrbs8paY2jr7lGPTRwz+O4SHqx1jLj
OCfmtx9aJvnHmWLpX7pWu/SIHtwjDb1D5J1B3r/vDblHnBRIeJZYnQBIsptSeuMICxlLOxi+knMN
ozkc4DkZENnk8cB5esxkG/KaD2JWGjBZ72Gdaw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
iZmYLhILDCE36QBpP7Mfrgm4XpMlgQxXSE8PQxtXK3OqswAfG+Po9v6sPmfMkjef8qNJRkltF4KW
MKQgJmJbwC7qWZc0yPfXHJacXKFapyU4hl4exk56DnTOlSxwLa+daWHKUwB3IwEqRFaY+lyRozBu
Sp/rqPzZNhjUCop1DOxzcDNmlz1nu0RlKt63MSB3pTOtHwH+F1hf+qvsiJlKaiVtoLK5Kv73vI/F
qETJ3lzW/VvSgQ3c2YJuMrwOfms6+qhmRIPP4cDmBkKBvXtQbNFwuq6yoUec+hFuZPFKbT2yK0az
nvsYQb8HEh+FFGEAPbi5rNLyRG7AOReI2pNDbA==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11456)
`protect data_block
JIDHZ5AlIELCHoQbu9xLax5HL1v13sKZczZIWSMCNvx8OnZLAvG76jrZcR3ICqrmlwMCMNoqUD2Q
cgLRx1NuNoFDeG8S/pQlPpBfU1Chjb1OTEP/7Rk41QAoO3EEn2uJbj5QHYRUUEF/38ZRtmis1YJz
0mte7KTqHIdg4w/MgeclMpF71oOb7PptJzV1DUFR/FC8sPvqKSsQWqtYpS54NO7Zwi27RM0fKwWm
Ty2CbE9ImQn0Zg56FgxiKzVsmCaR7p26ykL1qjHs8syWAjjQ3uli8bWUA0Qx4s5gNFh6F4b/c7yT
0+46dZ1+eXCPqHkU2GGgTjtm0GrUaRHrXQmCKo+Wi8naXl0Tc82savWj6d47OH0+8K01BcmzpCVC
2tLGKgXd1nrrLR0UCvFBZ6TSa5JqZ5xo2Lpc/YpzDvLedUWNAeqQGHMWJgy1OteR5K5Ysq37zhKV
z5nLAs4IXLSgjMBdyO2rEYKkpw09kA+Hmt+ePIjzBAdCIS+CdNdhsvMA3T/vY/9BVJT7utSGTHTW
8NMqkTjy+8/nc1j0Q2wy8R6xu1PASnJsPDSRyouRGKlcH51TACi3PTJUWhrrUEsHGRoV3HIDKMD9
xViJoIObvXkqucZ2rnchCcUp4PYZkxa4Y6knjlPgxicL7WurVe138i2LhcOZBjjWGY3leCUK/KP9
xljKUL2hNhTbkoXhWVenYZKs4XY8KUZesqmXtc2taiX8+uHlbkbxIlyCFLYAI2Kw7ZnZOYvHOfn4
gwpt39Zv1njdnhnQ63o4xNIxyDYPp/XrcMXxP7d+sQviwiG82nSNPkgbi7l9TxGkxcVD3puCuJYl
Y10pj4hUqIiZLdWWBAWmBvGBH+P0n+uYJU3iUipTvmMhkdLtfP9w9CzGm3SSmn2RDytfz12HhflW
8fH8DKU29J2AvezrXXhavR9NMMi+YA/CwW7//slZfz+L6yj1nAfjjcgAuvYmgqQl6OFD8jg7i8mf
Qme7AszdFvfn35ygAS549VQ4ZTUaS9wxikGhJaFJwe/vFRBhjSb2rwSYFON0ZRSa//TxnRhu1qej
pHlxLAS8EYcfKbTIUUSwkzZpIcU703pVK0RbXCsN39cpTK0nf+HEdAWToNyzNMm9XaYEpLU8zdjE
AX+9E9JiKmK76g24S0jdv4teTEbla/wFGhz8cZlw8ac7RvLk3SIgmHyjFZvebTsF1KsMNouyJ63v
WW+Umk/n4qMQOHZJCZGt10gZ9ln1nSuNPyIjkGRtrtOTDXck/sO8JgMqo4RmUGr0cX4nuMrCd2IA
uKFcUtciXVbcFcjixnzQxSz7RtIXu3MEgizE6HXcD8HFFgva4I1gVd7u8HoD0og5kNCx2hE2xPIv
JSgAOV3m8tQch06d4GTOp4i8+fn3JyoQdef7OOmSUqCtX8JicrfU6+sxU2pxwdIo/5mm7MgmvzAg
dosEq0fgSn1/LU1L0eByQPvN8UkoOzuKR6oXz0W4OyjC3tcCrJ8vkpl1lzD7obFgsolU+ZKF0/Ke
iQBfC4imJf9H5HKOc+I83q/v/QUuLjLUA1ezrqHaw/PABLGy0QselXWEYvNX6D3cwQB9R9HGXyuV
xC6blloXbv/aqlQsfS1qxxnoZTeF2X/yaC8sv+xDV20kmDUEvNlwgqLxBwO46bDgXIT4Lj6q6K9Z
rogVFz3yMS8R+NYahGyJSdq7MoH+mpxQLF4bX7QsiYSI7YZHkaCh03qKMRri2rFm0VReq7CzT51m
0nfKmwh/TZAhdA4+DX0pwjd38t/LFHXmaQ5IJ4EJgnHLsnNeWB7DDPaE4LdMOztMlUg/VtMzSmCo
L9Ss8ZaH9f7jAsBWBPjA2Fnem+9Vgz1pdeJ0tRLsBGylPXWsMEXiIJgjmlIbrgzGTc1uOhuWfYvM
JCm/i+al+zMQBvYDxdV+GXaoGlOSP86IJ84auHLJDa2bl8BLeoDS1qEqx5EMFQGmIvEal0SWflvv
qDZ2IaYfPUHpBULVusGc/2p0eytM76mxnabHPD/pB30Vo3El9FjsNxGQHwZdejiruc5EVtYXhLhE
p5wSwTeWAKcYqTIz45vzXrppSd+LKqcx2G7pCAghj5C5Tq1DyKSTMMeK1KanYy7+fsUbMINN90XK
PgY1bWpVPecaWSAX/DdF7qiOiaFqBtXV45pi4xVkX8in1iDxzDRPdRxG/2jTI23FFqPhTNiXRSbG
gSGIYRhosZOnqEYGyioEK7dDbIykhgvpBmtFhDQyG7zB8UxQv2ekpBz05OXYHnyzU2sZ81QZBpoc
c9SzxRrhOCvlzfhHxjOwETbvqnVG9FazLlLege8dbTuWWHQm/ImSN6gk24b3yVzEF15X8yc/IteH
u5ti8P2xoaMuGfCrq2kX/nZbg+ysWTmpjWmIgi6nj2Ndxq94bOaDWTHpz5zlmZZioO/wvLxCvUaG
OB5q10HVDIdC2RC/gZeOc8JBx28vU8I0VZh+/y01nPLxuHMD3IYh0xWC+23IT/QDejuJynJMn7ah
nXCsqCPXKCslLM5+k7gt9qEVpc/1VdygMViRhWAWsYx940HUC37LcRlnLAza9h31MqDhGD7MGL0f
MEbloSCdsFe8AOC0rQFSQMncgzNtli670LvheVrscHhEOcGA72CEO48hjNpjPDWc1TyYCWwvjqXZ
EjYoosihtS0OK8FOX8fuIqzxFGAUqqqK3XY+q12CvcWrJOd16+ucQO+woyfi+FXmxEkfbNGJe3Uc
E9OMTtmkqP0lACe4GuFalcgxFf9Ig2CG+heNouSJsbZnP186kiSbiqpTdowhEkM1sxlUoK5J1+BP
4atduxT80lVi8lqbxJg7fDpML1UeOhT4415ZBr/3zyhXXTKBBXlZPKKYInM48SeV7wD0jyHw0mqj
jWu6HLztr2H9/isu0ffvHuMJwxkyU/6A55MLp3fiLCOMq2KreTe9xyu0+8Lb7kF4FiVjLho5FaqC
YIkzORHvqvRPuCQ5ovBD1+fpyRz8o9h7aRHJYCrMqXg4eZdW8Xap4ohnFcIW/wFVa7tN6tYci8mg
JQzM/S3ZmUkkozA+j0+uSSK1oSAOPRE0tjofAIyIDx8OCVu6NKJmMPLVd4EcBw4GuNP57bN619Mg
5jUZ3+kZNl40SKWjg3EuttTVmzGxTeixPynFxWTgKK9Cslt3ZRBSxRujeSoka3b5ZvBENNcDNixD
ggEWkdUnJyJYk88LEtGx2clLdlNcgR+uR8OqnmZiCKaWB03sEZkmJDfqn4KG6dn/7V0QfobboVHl
4K8y1qBM7PJj4H1qhTiJctZF79Ufa30W30X9ug1LnWqDg7U3F6lS2glOzoD9Ov90v59VeBPaFfTj
crxtIRvDgKZ/sVcATnapimHyaLTuVwSasecHL2sw6IOSkQ2HxRFw37VqisH2BjnXoDZqmUeH7DkU
Emin/M10zcpbEdRQjyu2Eh8kOtX24tbAii84tNmdEbhZ/G3Id7qyjQ+gcsSap0Um7RxnXjFsH9lN
YKceael+r9ysS88k0TQUazjPOIl0A6/vVBjtUPvWwtPQ/8TrccvOGJ6l1MB3kKTNk04alG1rD70U
cIMeoJwDqwIJbqr2wVEv8yf6R5Rgw27Nhk2L5AL7WP63B3jMMULs9G3/BsINFCJfP/Vqq7w5yFwg
GP88o6q8WzLi+tG8PJvLs22znMxykIa9uoX29ScxPjSM+cTNwGvGRCAlFmRYsr2fgbS+tNK8L+mK
FGImadhkLi5YULwG+bODC+Wp5QM2wdhjG0d4uAyIK4UNV2UspZ+QFuwI7UBSdVqNTFloPA/VO0MQ
DXh5OAsXQAnHtm17u51Rywr+Q55NbZZjUtntI/xxqmvgKcN4yqYruHD1yt4fCNRf1boccpPyxVoT
nZl0qdS7U1g+LKOh/eOF6zjUsRSuDLdshcFmA2/Jd3wpqzZDZfpZ2ubWJqg1X59P7gIWJDYvcKE7
gWRPzMV1NwaOVZkCsEm+OkiawjnJd9z19Q3Y6fSH7do1chOvgYELHbuOXT5I2fpEL7J3/A5i/+3y
ypkHxizJwkvR/10XS45yrODVjZ81W8WuJwfjao1mOkBxAZ67u/Hcq8LI1Kb3ObRUhfRwIQxYyIrT
5mCoRD5X9s7AjQUHSbEUbPRCXtGO3EWTxWTFMWTjnt4XEKsPZf01YaKSzfsqllj0Uxxy3M6ik7kG
vVfvXTE1lxnaB+PSOd6CJ0T1F3Kkl5xXJ6ds1F2Gijg5r0bSsE+sJTLqHmyTIF91fXP5CFnsO7dy
NWAd4WGnfTJWjxH8it5JnVlPk8JUg6lKqqNIaNObPOcT3HN14IuST0TWNAFC473P6nDVkNvMbEJq
nrOSvrpJGwk8IxJgqlV7l5M1v4D73RFKJ9lzlqgS65+pplJP88Nj1MdutLnC3YXwSwLcU61i3Jgz
/mAXYa93HcvLeHpV2taDG9VLt1Ziy46U1/eSxirC5Kvju5j5cPbtwREqXJPkBhTKUHEny+IlAFtF
cWMBgxvmUnGnIskwwXcr4DvEpHobN7ySlCNiDoJrbaN0NRsGbE71q6yJE/CgDbVzOKoKVdVHfmPu
Wua9NFtpC0mgrL3nJTGmXwVGky/K/xc9+hjy1u/Wn0G0g3gUNCIc3f+YLDHbJWniDE03UsCi8jfv
aMasMt2Iinilh34k1Ebr2rOyYl8l0YHY1X3dfNOrPGtUts3mU4cBhM+EX7ZIgPgF6CH4ywN4SgS9
eWjYKPKL8hE4wXpxQXryYqYBQ0hUqswsLxzLCUoRNSjIU8gsuYWxGQKu6lxYtij3+Y4DFLqx+Q4d
kJ/s9EWty+rfdVNJ6G+q8MPe5tZllQl5LevpctHBE/ihB8rflhc1SxhgSNb906xgnr2ne+/Qcf9X
FoJ9aaeRm4yD6fTWo8+DXVB8ru+ZMH1NdbFyh4Txk4noWpmbMxI8wrwQGndCcMU4gQIs6UMr54Hp
7V6+cIcUOSTeYpEJWBCOXbbPZd9Q92HLOcK/WXsS5B7mkqPDWGJ3SDVNpv5KlYDmdF8isKaKpNKV
aKj9kV9vKahBYatHlntX8/yoYwAuYCo69twrwEDqWUbvbNNt+IKSgnBMzDOMoCLJBrDWdgPA7UnU
T1VsFRJ2BFTsRx/+1IiP1I7sD3Qsw3CkW3ybyw5cbmWkZCYDK4Pl+YrXGvLFRByEH1deWSbrnU5T
5a2ICDsKhh7RSLgV65XhsdhInNFPr5U+gJlS11tmpHvmKY89uR0cKCovE2iRhv+SOw6qQ3rNd3a2
t5phCG7jQIPnLex/4+0k29VWc9BVcMaIbeAKy0knUbyvgmbTON1Zjf3zahdNsi5vrEc6I5810Qsi
gH+XUk+MxX4r89tciuf3TO0kIBcjsvuJonLGDD9ehQ1qdDUEX5WrnhMKub5aFNdO+F5PiPdMy6Dm
GohiJ42BMa6ptgjHzI+GIcQ/bG8LBcJLPXRV6wUvp1p4Rul9AF/2rMPTCoURQrC3104WD0/ieArA
03AIy3ZbziMNlwuQZakBaOaFcMLSRv3nGVGJvLoKhfimSw7fYyORXe3cZtVhX3vd8t7IrJexlWLe
VIZlqr8znhLQSVk4Z2pWOZHXKMW6XO2EN0bEUUkL7mY5cZKa1Gkdbyrijf7o6mxRRW77PTBK8swf
f82g9W5MUv3uIyw4i+0ep5mm0Jn0U4ZFHf2zew72B+ififJNJu733ACHRRFyMXY+XIpKhY3qI15o
TtvxEs0Wnh7A+1Vi2Z/uhJ4mc3A1xDSR5iKBchnLEqm+T/7ekKqrdtA4d6OG8STKWsB5wu3jpOjV
ghonWXfCfR5KDiJ5JyJuDUTyfQ1THesRKz2Wajt1loRQnLzKp6EvjH9ytLgCm0NVAqz/X8MnZP58
czyG0WAyz3mKBefNUQG1t/AkPy2VWF4oVO0+GmhIa2fivjDDBYhFCCk/isK1aTiKDS3GIVaPRP8i
rNw7Z7hTzTPjo1Ya3QzRNWh3GZozupb8hR7kzp7vKFwrVJ56HBMewNDsDgkgfQruiXxAmri42DL2
r0IR35ZUQIziKepiPAaa0egO5rtPAg/f3WY5Dd5pGPqPRJkIZj8TJ+dsKY17Fgf3U5omrw1blOYU
R9oFunlxgqLTTSjoX3ib2FNqm3PE1tz3dUr3MDtd2L/QGJ4WXE7BkH6uaHgaSA4QESqL0JJNB4Jo
K4bgM/PS7iblQ5xcY8n7bKZer5QVnzUkLHj8RuNzqtWFKGT1P3tOBtZ7ctMJwtACaRinoUIsWp3R
U00ugcDBJNd+vTHnKYUAeW87ZuFbD0LNnHkvge0Kl0KiNTwWnQgLXWfxzsiFwrewgKZG75BV1yAs
BjAn48w+d/CfVs9Xd8188r7LIhKMPCJ3/2uSJx5Hs+XUF83mE9URI9hEXogusz1QLItJSPSYLT+R
64lXFU7Ry+G61qQRxGARzA2XYABSn7UyhAwmMi85E34+eUOtjS3pMASwRoEY/EFk9SGyiGEB8YKV
ybfA+Mct2NIXtpyTl36qZjVjZhp+ENbvfkImWJkIWbywZTbiWAJkq6/BOtOm42CUequAb+F4IKiO
4FLT+zkySgM80mf1ud4gDVi4hc/wvw+mzw9TW2qc8aDAJJqZDtnYCg3ptt/HqbgHgoAX2/3/q8IM
FgXtI9tf/lNtJkcPQXOUiHt9abdIXMsYFfjI3MtJbQGUu/12v2dZkhR9QEdlVOTM2bjGmVeyeRKK
PBQCYrmsyo6xO+2BiJeu2kOoRh5FoikJyG1HVlCx7mYareTZIbWb4fq+CiqBtp+zZ4jC9gOtS/0g
eVzLFyNSwEuWsXNgw0Opcr7tl+Sww3Yxt8xt5Cx9i/bVIXXLmJsDeRwds6R7A1OsGmh+WcpRFaut
ilUxcuHlhxSzPrSNgf+CBXDzmALK+/Ae69PTiFwAt4fcrsbL/O3BnLRvwRgGU51o+Z8epH+hMvTy
PHnIuUh03S+9P8uScNYJZzBygj82xEtoyl2GH71e6XOb9IH/EnGqQ1kDk/ponZtHypblV3M5ZCUn
+N0tOEQ60TZoV4XK2tiAfODPusClPwH6FEAkX1iG4FoHYxtUex4eTUISa6jNZE79FdzcS8jq6I7D
cy67wCBKS/19NM3hAberb0wsQ3DimWfLKhC3I0Ede9bD0qiH0nSBoJxdHOBkd9N3Ch7eO/pfoFov
0yK1QCxoI2OLdHzzS8wBYjnfZeDRL3Xk+JB9n4GnuOE+ojhhCxHIIpmjiQvKg0hPuqlGoidrARDO
5stjgwGVhQtAZNRpDoYmj7KBJ+r0GRVxQsD3fpSftbEcw2NLvxS+nzqOOUEEok3lhC2EMT0kaPbm
uqbZT+/63Co7kXAE4OfxQUUoRpfgsJkdb/USryYD3fWxsuKHn5D6xZVm1CW4Ay6iJhCDyHcIbu9Q
Q8CY5D+EpwFt2YmJQVApoCWV78Qcm/MBgtGYth05cf+j5ptkW19d0TajEJDGNxzW3cWq14usmq1O
pK/RNt25/uRNHVmBWrqLi4QkNGz2BDUwkl49z65wDGxEx+ov9anhgBrrScXw4J9iEq9mPVzMf1gR
VnGl03pF/80Lsob/x7e82FKevpyZhgcUXOZabwCEKzNlaHdJfqbhAfEq2vVEJI/vvIbyNkFVertI
a1/Ur7cN+ZWzyLA4I8G3U9xF4aCkaHEBMGiuvoVNi3E/wym+1R5o8Tu3BtsqIaG0QwCNNLrZxtRt
HakvLjrUKL5panYUKr3lz0EOLT/hESfun2t+ClcG8Gq9/DaxsD61U6rB+RstjN3mT+W1o/PJliUl
r1UH9UAHM9w4YyTqGF3sGt+tz3N2PSlMnmc3D52wMkKcX+MUTloBr0x+OLkOlGGaC+kaj0VPQejA
GHL1iOvGBHZv15tChDt89PskPqBi4nponPWDjEqUf9OP5DT06RKou9ICG4SMKR9VeMc1mBo2Q7e+
EW/7q04M0nHe0MJzztxcophwUEBdxji1MXR4LFq/Q7mrDHptB718OTS6XxlljroFWPYlyy+Z1xgA
djx3Hlh/paDmQG+tgW5an5XvaGCnTCET/qvXypKJBL0kALdwS2g6m2ejQiIMuiM0okF0kUJoKyV2
+w2vvc59B6FjpkXonMv/kWnIcVckGPbjT80m5XUGiUShWryvNTR4sBtOqfIwP3/3pC26qB+7bLRx
1ILRTQJgWCLS8RNPOA6jUqJDzwpXR9au+2am7VryQHKrFuLHCMRJQvhT11gzk6eA634mp9M/B4/c
CQ+woBBYWVXxViCSOvPEGCqoykTJr2B+KbslLPsvxLNKcT+sR1ruxFcypND+G8RpzwCemN93klWn
mN1BDRE5zJ7MPLs/QJcXCv+Zy+x+X0ZG/l/i6ExZ930X9zwfHDPoHv70Auuch087bde5V/IFBkc6
ogNFDx46T3X81gDJIApPXY6mfpUFZlVOduB1oBqp/iAcB7v58F2byAZBORrzsFfViKwSt4kY5YQa
rQfkYSplgzzV9dNG53Qd0BRXr5nCDnoV22TT580sjIlvaSbu9+iOB9NnJIBCZeJH4L8V4j5sFchm
trdb/h6mD0GvEPTgJPLmwHONNsUhOmmCscd1paeHd7FPQcGIyAg0/gTw65OB2yIyv5C9OJG24L6Z
ozpLXdxsUq03xjZEV/FIf4O2MhuX5Vce8KY2tIeV1p9YKg9bHaOiwjz6ghpiyVkiADX6JZOxopvY
wMqILI+Hf8zKRrR1+scthzrj4W9PvfMh6fQFVJzMQb456hrVSY7vqgCF+rHVt5C91UR3Q4qEky5K
vHR3KNjpXZYP1hIDBTdItv8EoUvUIx+QZsOIUowaT+vVg8H79mf+PO3goWxjO/RzqlzQkrDkrUeS
x/8ixINs1vyrMWUHW7PtW4QWURbq9tq0pAlgYVjPilim7M0Mw3ncPvohWSdczgRnnYe+2XpsV7PY
OVn7ONKdPvIt6PmcQcym4OUthmGP7Q7GuiUXvcnqH9PgdmAgMQBTepGYYnKllbx1wpXeb9oqVNIG
9shGjiJ0RTxHm8oJAc1N5M4MEAdmo4Xp2kw93H1SGWcWtoL2aSzPRjRn+KHbCtqKtZT5YLUWXyyg
sqA8aCRmvlc1JiDsF4Yrm3K7fuCtm6kEBn5sti6Ha7XgpweP39K+5O0ElIPecUIt1NRpRBpJunKq
sQWELQ/7XjakzT/OU5f6pth6jpHBesCO6S2PcPDi4Z/LrJHMIT7i4lH44FGhAqfiNbTjP6mn2Lx5
En9qx62fmK87YfVBXe4R5xuAyrHq/36ZJPpD/mvCFXNA7O+ppso+zl2cPNH9Tj5Oq9Zzr95l3c6B
u+XcCqmgmcQySJpb4MZQfV20JivQreWYR0zcl+PSNISNJTjOL1j1T8qPhP+AAGoa5MRjQpbLnz25
og94jbRHLOAK6SLIJKCbSuKsQSp8hWepbeBPaRx5ObqwCoG0/QeDmOwLqc4DmjmubXlvvH4l/zCr
xayLn2dD11KuNjcebal+xEyCODML5d87qYvRYU6Rqv/5Jv3O0J3JjxgfrIENPdv+qPT+uMFJJi8f
5/9LOJo9zEt7Fl62sk8jd/LzCW1HDDa9uNiPa8FdNyJjsguPfF1Ih/rDQC2PAfbV7oRJvCoSHRdY
fy6VCqob6JBqpkJTN/U1Qp7jDHb/n/0IqSnmRd48rtmN8xanFqDl9MsJXrqHKcredFjxaY8Gn2Lw
rIIjx7pvkD/cTSndOv9z0B6UTgHRCitIwnZ2u6xAeijMHkteNWy/hn2eHHxzMljCEg5mbQ2s8iYj
XM2wDRzLWKA1xmvThq5N7F7KQqMdHLjIuXUALGEf+6o5zAObe2C22k6SAI6wP71MVYOp6cMHclQU
6j4Pxni9Zrpa5dwGqnaeQptOk9aqzmtUhuEB+o6Fj+zSkPK8yUqOkUlXaY+Isgo4svJd01Q4gl4Q
t8Z/Y9FiwirNdy5TkWFqukk00KL15QqNI337/g1eFEo2OwjuKde3XkEzStUrkEmg2z+g/1DxupEj
8Aon+oPYNu0/kZq4H5SEgFfg9OCiAwTy9ljbUdOaJVlSkSp3k5EppqmcKWR2Iause1YbAItrUIo+
Dwga1FXo7Qb2siEQClCb0p5SS7ysFbp4yaidu60yRbnJHiEJwZHhrhUzNfQuN1UZ904WN9j4F6XB
2fUQD1rmVcJCcO0DN3aDi5HOLmJP9sRMNIw1KJnsJMr+gVe3I9ghstO9ISkmInJ4Wz9vAShkz3Dr
blig/KiodXYe/jtayrcox30To+BtyQ4t6nG+qt7Tdn7h0fTiv2oIX6h+fRMNs3oe/ZMK3YjRt0+f
E3KzKw27RehDtjx8fdgYnryB/LBhfOrtxAraR4IUboAxMe5mYhbax5XMbm1mR2XRWxvsQMtUvZ4i
ea33kpdTsnaZJLDEBSm7Wy+9IqjOqA9VGlh9e9i1hWkvKYGm/eiSYyryys4WKMK7uHm0Db8hhibv
PNBKkkWoYm1xSufD+Id2XrIFizSeiNGesiDHM4ekkkJnQW+kMe1kwEjDN7EKl4KSSfBO8NRgJMtw
Tk2phktyzWDXuNaCMKp/jM8vkL22y/1lQiJvUIhr0blvHuq9w3I1miFxD28ojQ+i01agc7aZhwJB
YgNG81L0rOvJcflxZO1OOtxXLPokg7LF7sPXfwpBkzi3+i0jWSg1IjGkWuiuzJCFUzRuiErr6hsK
87k2SprbM3GFWqKB1NPNnqzcs11HlxXBEW7Ukkju+5X6EUPPuSNq21cKMz82RIrCJy/A120UVd0q
glpM0sU+c1JKycw8iABlgIj6EZ4Am3Pe0AeESZbsh+MbF5aSmAve7hQf5hLh+VwBAHgyV07zTA1D
Lh2LBX/dJTjCCREnhSConKjCHb2cXfLwiTzIgX2JtAA3hBfl7n5F5adyuWbdlFb8k5i7yooH0RfR
n9iInCPQ6t9ZLN69UpcYJSTy0IBKOIhoZ3T+OgWOFVmmWyPZ5mVVSvVIJOx8yN+BYG5cdPVMGaY7
LKNMMSbdimXHS+oB4KLx4w2yDjv4HRERNpefRbxLkfqRlOk7y17xmr9aqhA+FVRIbuhEjIOtkpwr
BlGM10Q3STjRLxAYFvNBXM+CmbQsC3GYR/+uyRzZ9bIbontKJQVauyK2o51iRY+Xbk40Z/PwF/w6
LORw9ctsqBWbknRQKcJN5tElk8UN48jUmTAZJGW1PowL8JMtctyhrZVyLEp8/iACt+mOgcSEVVzX
ENt2y7BRN7id8I/DNTJXmv4NbRPdHwZ+fQSyjb7QxdDTUok1oMxDR1cI5Or/ui0E64Tkli0FqNHR
zngoMnaCiEwma0om1VE/FmKTiCeyPmMeFbCF4Gl5t4a2ytX1KpbIwYqOgnB+ydpZkz4kT5mUB5Hy
KM8vHHF7HwTQ9IjAEk7Ejg6SMVK0GSeJ9wsfPPpSE574EQ7eLgP6ptv5l+I7LHj37iQ+s+Ethfeo
RkRgOhbUAeEV/3hVkhP3X5EREOlFPc7H7QBRPOCm8dm6qITfsiQoPdk5Xy4bUldjz/aRFMd9S+9Q
3LoOglM7sVJJwYC3nKI//BS0um45rF1xHIkUlTS6jFFNNeUXBE9QqlHUkFwnhz3UALsfhyqzXm/m
bOPqRz2r0KOUbKaX7i3BhMp1CIiXbeLwf/b7b9pGxehK5hTP4eWy4ladEcHGi5w6DGI1PJd3Y3G5
JKAcxv8rn2yxYdFfeMkgnH/5V/E0tm77UvauO6ZsxviBZbBvbZgKQm5KwA8j90lWCkivifnTaBLO
3r6hACY5oC+tv/LampcrJXv/CEiZ7ima/5MPkliMPJrf+crPKSh35KvwEMx6y5wRTiABWXHVKghV
wtKxG9cIO4JsawWyaXaODLM6ZgBxfAjXW36a5pVVUo6r2CSsHqFDGys1MoIRDDOwzs33gqmBJX0t
jvIVi//JAYHUuiKh+8VtpjutFcMcXQgXjyLInuviXo8Sp0xAZMLqfQziExwh0GtC/FFZnj8ySZBy
dYFo0aTgWyNN2RebveeUdWFOc4TpO7rNlWednl/E1FKDJODqOwORN9xhfp2ua6RkdLxCxLdzNENq
HxNw6wqaMM+2F2f9ZA2dRM0VtjixMf7fDHsh+oZskTU0xtbYzgyoomXUgiRsRk7/4OqK1TVH/Ctf
4ZjaS2OBxCYsg9tmcWdzJB68wMGCb8Fq/QlyVcBqprvfIVfUkDQz/eRfItAeSwoWR47bApvwO52/
dLJT486bnOoJi2xExlHYgDKc+WDOuGyxdblGYlc7RmNQKIQuzN8cVyCQwP7QPmfU7i9MU1ixYQ54
2/81BoAyqnfXjvkFWof0dv26CqdNbjtIoUdhCfAeRkzuzmuT+Mg5RHoooxQQ+JWipyES/Uo0gvpL
d/AOtIltcDtheKJeL2hLsytojPXvr+gvHOQiuJnwFoLZhAQVS65St7CQ77nNOCgKkq75T7TrMNtD
k49kGYvbOyCKmG+8XI0ukcM9nixNGM7SetEdAhp68s3Z8pY+lhFFFR1QPQWQYRZnizqPEHjhkqsa
OFWr2pa+kIYk0kHvtbk9NB9XPBHimfqYiCz2gH3dZxRaFtdvN0s58sSOGaorBv9ESw4V8Y+TDOQs
ds0p2OllnpmNV88/DlfU9RFvblNduelzxz9RRUFYSW3fY7Yr0emUH+IXFBp8e6iXBf+bakgqX2/y
1FAKlUuaGDUcRayz84pT+t2KNrt9s32rB+93XtIJNrYYw48v2SliixWfDy5xae7XJek9nziXZpG0
pufvdyFPHa4Yj1PJiQrLhPMOsHbH1DP5FcJ6lY5Kwdbrxs3ag9fVziF1LhUJ7QnIQFpVF4rXGhdm
Egr5QEreIgq8P1UNtt75ihacbP4YVh0/R6rbyhtyWn3LGl2vVcTGIrdz5NR3SibXrx17Fx2Bajgg
DZ8e3oSu44j226yAUriBe+/2d6eMSwsl4HP+RhLS9X6WOm6nwUPA1QYs8gOvaQEycl9jz8fqrnvo
aZvohy+sS2AhZKC2RtDDixCasA2Lh2CdnYRcraCqu7a+4c9KnkBmNMEYOSqwrTt2CNDoOL0In4pl
ehd5cEoT2QmM6LfA8H/JVh7iY1PgzNx6EtSTJtd+HlPl9B3K88UbUhYMKua1AptDsNCiNcOmAxI7
5rlnxgLIBPopwwfqPkWr3DiKIdJpbfA4iHyniAPGkMpsHVJ4S5EvhJRKb8jCTGAUpIN4EIRyuVlb
XRujKV0soniVMSpN2lJbTSiaHKVGxYJe5GEfcJu0tKA4BNQDB5Tmb6KBuelhWHWHtsbHg4731hN5
Xi0foUgqxw9eDyBzxFVNBP6ZF8qnDuoBVJgGCmlbMqOAunL6JH8nxUWy/nOs1VIAVYmZFMjsj3nX
00cslOjgrlGXKvoNuPXnAm2c4u79ww/EcpkDhAGkCKPAtwJp7jOjxrg4UQ7KoEe5d6G+ZKeBkuoE
47ijbpbmPWv7GYB8AHuOVhrOTA+ROahc/yUzMykwfPkl6w860BrAtUeK5IdDqKHG0QjpEgV2W6LD
bfGGiKn7RtA8SPg7bio5sbLzRVPCzGTuvANXC3t5TsWvBkM1wi2JZBUQkOmqrTlcycJBCVhAJULk
0nA+qb8u301lt+rJwQfAn7r0oxfaRbcA8NY3rMi2T8XWbrRUNqZdiuzIaVO06D9sgZPxESyGeOXe
fi8PnW0qgHER6ZNwkpfxiaEVvh2XbU44uzpPq3pcyZelabQuc5OnT0btHj6GYp4+WWn8KbFJYC2H
bbAF9/rJy2ZGt7Tbi0lCuvmn7n5tWWpLY7oixnvuPbFw13db75p+eOTQse7aK0S7uqiMzPoai+zA
vQA1i313len85pW/oqimA063VhWSkDNVXa426Q5U2uLw9mZQxsbakS9b0pld7wh2mcQzpaWgS6Bs
DTfFxLYHuzWC02UHoUexxpGr6iCx113+yxUZQCSvl70MwK/gInvW5jTdc43z1KhZY4xhRC29WUo8
KGmRV3G15DBxo3t8d6EI5+aKykgSetsTRtApqy07nmdcI2Hn6Vw1W1iXq47ZGJ8at0fZs8MkGycU
5gGv6Gc4ufQ/TwNtQVzR7yZZV83zX8nxK5qh3wofjH8DmnrACcc2MSaMp5StmK9RoDfQvgcz4X82
yOcdYXa4OJZVLdhG/WixXUQ6q1xRky0lTCJ906+Aqi03ZEV8quWHfV+dqlJwbTL8mT4I8GrfVpvn
I7Nh2/4CPBAnCmo7OGnt4nZ+waDTEpd17aQaluyYtNPsnYnCNzpjqlNCW6LoyzmN9u4v2ey1tKVp
Jl+U1SqvbhUupwsWnjPAzpF4fe8775vJpVftWbMZgX9kjiyYtorYVB6CHN1ZMsN46FrrEXakCC0T
haH/8lIcQ7CEH2XFYV20gyznJg/jNFAU6vuk5qxLEth5EsBiBXJIeNyTAHchMCpsF8Cplh4az81/
GwhQepUmCyJuWkehWonBXa3gZvA59Awp0UFskh3GZ6j54vOT1dcLeNpGNtqulfbgv3DydDXwWEbz
4AWHLwHVVBTe0aSr4+p4mtHtg9QmG2cZHG+9Y20hiLU4GBcuVRLAiDufwebt1/rB2qyymn9r3T5Y
4UYrwKQTJ2qcrmbMxF5B9aCN12ZpZwE8jj+WtWfor1Kr8rA2mpOe/HJAM5RRqnMzieP3cF+7UkOP
yCoGuqJhP+zGbggxgCXuHUO+T7jOtCtrRz1J8Jk4vvF0tGvLLumEH5YRYtyJT+KB7Xfqa4dNN2uM
l3zDaeumdq15Zdl8XkRUdMuJrRQplgkxmBT3zw0w/iDWxLFKdapdqF8fmZiQ3wEtzRPvjPoq1/JU
3m06NEiEdPL+Jv27ATs1Rsj9u7F0NYK4UM98GTfxqBo5oXKlCIWYH0zXvdpkeHvUuHSgsaKtSv1F
jWCzWm4waPKs3ZBcC2zq9+aAdpMD4eKM+dS6ZCrBiPJsX3a+7TPH+oqrxzQCFGRAkx19tpbdc3Dh
NEq+63AxqQjHETZajhkH/2x7FS7QuOVPBuxZkkMToOscjWiDjSLF6yrxkFhyRfncxUnZ9R2mHm8g
TMl1NP0m/E9Fen7+/08tExClnCAcGy4B9zbGs1XogLcIS5/Vf2XGg/Jz3leTAWnL+ccfGHZj+K6b
q1eozs4Jio0gSqrDAwkXyWbHMlQrXU9ciwq7/cDEha5JWWrYiG31LM7PEyleCiG56YgfbXBmB577
yekztzw+TjPT2ek1MKT+6m1S9ld0hGlJCWdkMaRDJxT+JuDQj2sJ1UN+fx54Vanae9j4ZyZGtbcE
+3awJqX/JlDnrKHeVe/1XNrxrvK2mw42woXTUH2LsFYyUK92n1v/XCd/bLOuoHucu4bs3ZQSsUw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_dsp48_mul_ip is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \c_in_reg[51]\ : out STD_LOGIC;
    \c_in_reg[51]_0\ : out STD_LOGIC;
    \c_in_reg[52]\ : out STD_LOGIC;
    \c_in_reg[53]\ : out STD_LOGIC;
    \c_in_reg[54]\ : out STD_LOGIC;
    \c_in_reg[55]\ : out STD_LOGIC;
    \c_in_reg[56]\ : out STD_LOGIC;
    \c_in_reg[57]\ : out STD_LOGIC;
    \c_in_reg[58]\ : out STD_LOGIC;
    \c_in_reg[59]\ : out STD_LOGIC;
    \c_in_reg[60]\ : out STD_LOGIC;
    \c_in_reg[61]\ : out STD_LOGIC;
    \c_in_reg[62]\ : out STD_LOGIC;
    \c_in_reg[63]\ : out STD_LOGIC;
    \c_in_reg[64]\ : out STD_LOGIC;
    \c_in_reg[65]\ : out STD_LOGIC;
    \c_in_reg[66]\ : out STD_LOGIC;
    \c_in_reg[67]\ : out STD_LOGIC;
    \c_in_reg[68]\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b_seq_reg[71]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[2]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_35_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip_dsp48_mul_ip is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \c_in[50]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[50]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[51]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[52]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[53]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[54]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[55]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[56]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[57]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[58]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[59]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[60]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[61]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[62]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[63]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[64]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[65]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[66]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[67]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[68]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[68]_i_2\ : label is "soft_lutpair9";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
U0: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \b_seq_reg[71]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47) => U0_n_98,
      P(46) => U0_n_99,
      P(45) => U0_n_100,
      P(44) => U0_n_101,
      P(43) => U0_n_102,
      P(42) => U0_n_103,
      P(41) => U0_n_104,
      P(40) => U0_n_105,
      P(39) => U0_n_106,
      P(38) => U0_n_107,
      P(37) => U0_n_108,
      P(36) => U0_n_109,
      P(35) => U0_n_110,
      P(34) => U0_n_111,
      P(33) => U0_n_112,
      P(32) => U0_n_113,
      P(31) => U0_n_114,
      P(30) => U0_n_115,
      P(29) => U0_n_116,
      P(28) => U0_n_117,
      P(27) => U0_n_118,
      P(26) => U0_n_119,
      P(25) => U0_n_120,
      P(24) => U0_n_121,
      P(23) => U0_n_122,
      P(22) => U0_n_123,
      P(21) => U0_n_124,
      P(20) => U0_n_125,
      P(19) => U0_n_126,
      P(18) => U0_n_127,
      P(17) => U0_n_128,
      P(16 downto 0) => \^p\(16 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(0),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_128,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(0)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_127,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(1)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(2),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_126,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(2)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(3),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_125,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(3)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(4),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_124,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(4)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(5),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_123,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(5)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(6),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_122,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(6)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(7),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_121,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(7)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(8),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_120,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(8)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(9),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_119,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(9)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(10),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_118,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(10)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(11),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_117,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(11)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(12),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_116,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(12)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_115,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(13)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(14),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_114,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(14)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(15),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_113,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(15)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \^p\(16),
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_112,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(16)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(0),
      I4 => U0_n_128,
      I5 => \en_buf_reg[4]\,
      O => D(17)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(1),
      I4 => U0_n_127,
      I5 => \en_buf_reg[4]\,
      O => D(18)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(2),
      I4 => U0_n_126,
      I5 => \en_buf_reg[4]\,
      O => D(19)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(3),
      I4 => U0_n_125,
      I5 => \en_buf_reg[4]\,
      O => D(20)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(4),
      I4 => U0_n_124,
      I5 => \en_buf_reg[4]\,
      O => D(21)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(5),
      I4 => U0_n_123,
      I5 => \en_buf_reg[4]\,
      O => D(22)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(6),
      I4 => U0_n_122,
      I5 => \en_buf_reg[4]\,
      O => D(23)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(7),
      I4 => U0_n_121,
      I5 => \en_buf_reg[4]\,
      O => D(24)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(8),
      I4 => U0_n_120,
      I5 => \en_buf_reg[4]\,
      O => D(25)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(9),
      I4 => U0_n_119,
      I5 => \en_buf_reg[4]\,
      O => D(26)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(10),
      I4 => U0_n_118,
      I5 => \en_buf_reg[4]\,
      O => D(27)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(11),
      I4 => U0_n_117,
      I5 => \en_buf_reg[4]\,
      O => D(28)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(12),
      I4 => U0_n_116,
      I5 => \en_buf_reg[4]\,
      O => D(29)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(13),
      I4 => U0_n_115,
      I5 => \en_buf_reg[4]\,
      O => D(30)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(14),
      I4 => U0_n_114,
      I5 => \en_buf_reg[4]\,
      O => D(31)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(15),
      I4 => U0_n_113,
      I5 => \en_buf_reg[4]\,
      O => D(32)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => \^p\(16),
      I4 => U0_n_112,
      I5 => \en_buf_reg[4]\,
      O => D(33)
    );
\c_in[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_111,
      O => \c_in[50]_i_2_n_0\
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_128,
      O => \c_in_reg[51]_0\
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_127,
      O => \c_in_reg[52]\
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_126,
      O => \c_in_reg[53]\
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_125,
      O => \c_in_reg[54]\
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_124,
      O => \c_in_reg[55]\
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_123,
      O => \c_in_reg[56]\
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_122,
      O => \c_in_reg[57]\
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_121,
      O => \c_in_reg[58]\
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_120,
      O => \c_in_reg[59]\
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_119,
      O => \c_in_reg[60]\
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_118,
      O => \c_in_reg[61]\
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_117,
      O => \c_in_reg[62]\
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_116,
      O => \c_in_reg[63]\
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_115,
      O => \c_in_reg[64]\
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_114,
      O => \c_in_reg[65]\
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_113,
      O => \c_in_reg[66]\
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_112,
      O => \c_in_reg[67]\
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000E000"
    )
        port map (
      I0 => \en_buf_reg[5]\(2),
      I1 => \en_buf_reg[5]\(1),
      I2 => U0_n_111,
      I3 => \en_buf_reg[2]\,
      I4 => \en_buf_reg[5]\(3),
      O => \c_in_reg[51]\
    );
\c_in[68]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_111,
      O => \c_in_reg[68]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_multiplier_35_1dsp is
  port (
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 );
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_multiplier_35_1dsp : entity is "multiplier_35_1dsp";
end multiplier_35_1dsp_ip_multiplier_35_1dsp;

architecture STRUCTURE of multiplier_35_1dsp_ip_multiplier_35_1dsp is
  signal \a_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[35]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[68]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 50 downto 17 );
  signal \c_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \c_in[50]_i_3_n_0\ : STD_LOGIC;
  signal \c_in[50]_i_4_n_0\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal u_dsp48_mul_ip_n_0 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_1 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_10 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_11 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_12 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_13 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_14 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_15 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_16 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_2 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_3 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_4 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_5 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_51 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_52 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_53 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_54 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_55 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_56 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_57 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_58 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_59 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_6 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_60 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_61 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_62 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_63 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_64 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_65 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_66 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_67 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_68 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_69 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_7 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_8 : STD_LOGIC;
  signal u_dsp48_mul_ip_n_9 : STD_LOGIC;
  signal \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_seq[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[15]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[16]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[24]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[25]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[26]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \a_seq[27]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_seq[28]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[29]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[30]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[31]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[32]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[33]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[34]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[36]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[37]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[38]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \a_seq[39]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[40]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[41]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[42]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[43]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[44]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[45]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[46]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[47]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[48]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[49]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[50]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[51]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[52]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \a_seq[53]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \a_seq[54]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[55]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[56]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \a_seq[57]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[58]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[59]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[60]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[61]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[62]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[63]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[64]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[65]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[66]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[67]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[68]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[69]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[70]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \a_seq[71]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \a_seq[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \a_seq[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \b_seq[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \b_seq[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_seq[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[13]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[18]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[19]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[20]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[25]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[28]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[30]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[31]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[32]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[33]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[34]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[35]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[36]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \b_seq[37]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[38]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[39]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \b_seq[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \b_seq[40]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \b_seq[41]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[42]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[43]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[44]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[45]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_seq[46]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_seq[47]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[48]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[49]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \b_seq[50]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[51]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[52]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[54]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[55]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[56]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[57]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[58]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[59]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[60]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[61]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[62]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[63]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[64]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[65]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[66]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[67]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[68]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[69]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[70]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[71]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \c_in[50]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \c_in[50]_i_4\ : label is "soft_lutpair10";
begin
  o_c(68 downto 0) <= \^o_c\(68 downto 0);
\a_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(0),
      O => \a_seq[0]_i_1_n_0\
    );
\a_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(10),
      O => \a_seq[10]_i_1_n_0\
    );
\a_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(11),
      O => \a_seq[11]_i_1_n_0\
    );
\a_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(12),
      O => \a_seq[12]_i_1_n_0\
    );
\a_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(13),
      O => \a_seq[13]_i_1_n_0\
    );
\a_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(14),
      O => \a_seq[14]_i_1_n_0\
    );
\a_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(15),
      O => \a_seq[15]_i_1_n_0\
    );
\a_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(16),
      O => \a_seq[16]_i_1_n_0\
    );
\a_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(0),
      I1 => \a_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \a_seq[18]_i_1_n_0\
    );
\a_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(1),
      I1 => \a_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \a_seq[19]_i_1_n_0\
    );
\a_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(1),
      O => \a_seq[1]_i_1_n_0\
    );
\a_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(2),
      I1 => \a_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \a_seq[20]_i_1_n_0\
    );
\a_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(3),
      I1 => \a_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \a_seq[21]_i_1_n_0\
    );
\a_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(4),
      I1 => \a_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \a_seq[22]_i_1_n_0\
    );
\a_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(5),
      I1 => \a_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \a_seq[23]_i_1_n_0\
    );
\a_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(6),
      I1 => \a_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \a_seq[24]_i_1_n_0\
    );
\a_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(7),
      I1 => \a_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \a_seq[25]_i_1_n_0\
    );
\a_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(8),
      I1 => \a_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \a_seq[26]_i_1_n_0\
    );
\a_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(9),
      I1 => \a_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \a_seq[27]_i_1_n_0\
    );
\a_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(10),
      I1 => \a_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \a_seq[28]_i_1_n_0\
    );
\a_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(11),
      I1 => \a_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \a_seq[29]_i_1_n_0\
    );
\a_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(2),
      O => \a_seq[2]_i_1_n_0\
    );
\a_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(12),
      I1 => \a_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \a_seq[30]_i_1_n_0\
    );
\a_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(13),
      I1 => \a_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \a_seq[31]_i_1_n_0\
    );
\a_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(14),
      I1 => \a_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \a_seq[32]_i_1_n_0\
    );
\a_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(15),
      I1 => \a_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \a_seq[33]_i_1_n_0\
    );
\a_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(16),
      I1 => \a_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \a_seq[34]_i_1_n_0\
    );
\a_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \a_seq[36]_i_1_n_0\
    );
\a_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \a_seq[37]_i_1_n_0\
    );
\a_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \a_seq[38]_i_1_n_0\
    );
\a_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \a_seq[39]_i_1_n_0\
    );
\a_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(3),
      O => \a_seq[3]_i_1_n_0\
    );
\a_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \a_seq[40]_i_1_n_0\
    );
\a_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \a_seq[41]_i_1_n_0\
    );
\a_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \a_seq[42]_i_1_n_0\
    );
\a_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \a_seq[43]_i_1_n_0\
    );
\a_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \a_seq[44]_i_1_n_0\
    );
\a_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \a_seq[45]_i_1_n_0\
    );
\a_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \a_seq[46]_i_1_n_0\
    );
\a_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \a_seq[47]_i_1_n_0\
    );
\a_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \a_seq[48]_i_1_n_0\
    );
\a_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \a_seq[49]_i_1_n_0\
    );
\a_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(4),
      O => \a_seq[4]_i_1_n_0\
    );
\a_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \a_seq[50]_i_1_n_0\
    );
\a_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \a_seq[51]_i_1_n_0\
    );
\a_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \a_seq[52]_i_1_n_0\
    );
\a_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(34),
      O => \a_seq[53]_i_1_n_0\
    );
\a_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \a_seq[54]_i_1_n_0\
    );
\a_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \a_seq[55]_i_1_n_0\
    );
\a_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \a_seq[56]_i_1_n_0\
    );
\a_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \a_seq[57]_i_1_n_0\
    );
\a_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \a_seq[58]_i_1_n_0\
    );
\a_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \a_seq[59]_i_1_n_0\
    );
\a_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(5),
      O => \a_seq[5]_i_1_n_0\
    );
\a_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \a_seq[60]_i_1_n_0\
    );
\a_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \a_seq[61]_i_1_n_0\
    );
\a_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \a_seq[62]_i_1_n_0\
    );
\a_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \a_seq[63]_i_1_n_0\
    );
\a_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \a_seq[64]_i_1_n_0\
    );
\a_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \a_seq[65]_i_1_n_0\
    );
\a_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \a_seq[66]_i_1_n_0\
    );
\a_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \a_seq[67]_i_1_n_0\
    );
\a_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \a_seq[68]_i_1_n_0\
    );
\a_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \a_seq[69]_i_1_n_0\
    );
\a_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(6),
      O => \a_seq[6]_i_1_n_0\
    );
\a_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \a_seq[70]_i_1_n_0\
    );
\a_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(34),
      I1 => \a_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \a_seq[71]_i_1_n_0\
    );
\a_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(7),
      O => \a_seq[7]_i_1_n_0\
    );
\a_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(8),
      O => \a_seq[8]_i_1_n_0\
    );
\a_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(9),
      O => \a_seq[9]_i_1_n_0\
    );
\a_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[0]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[0]\
    );
\a_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[10]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[10]\
    );
\a_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[11]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[11]\
    );
\a_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[12]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[12]\
    );
\a_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[13]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[13]\
    );
\a_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[14]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[14]\
    );
\a_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[15]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[15]\
    );
\a_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[16]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[16]\
    );
\a_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[18]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[18]\
    );
\a_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[19]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[19]\
    );
\a_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[1]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[1]\
    );
\a_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[20]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[20]\
    );
\a_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[21]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[21]\
    );
\a_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[22]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[22]\
    );
\a_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[23]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[23]\
    );
\a_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[24]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[24]\
    );
\a_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[25]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[25]\
    );
\a_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[26]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[26]\
    );
\a_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[27]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[27]\
    );
\a_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[28]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[28]\
    );
\a_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[29]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[29]\
    );
\a_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[2]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[2]\
    );
\a_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[30]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[30]\
    );
\a_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[31]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[31]\
    );
\a_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[32]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[32]\
    );
\a_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[33]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[33]\
    );
\a_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[34]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[34]\
    );
\a_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[36]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[36]\
    );
\a_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[37]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[37]\
    );
\a_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[38]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[38]\
    );
\a_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[39]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[39]\
    );
\a_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[3]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[3]\
    );
\a_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[40]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[40]\
    );
\a_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[41]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[41]\
    );
\a_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[42]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[42]\
    );
\a_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[43]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[43]\
    );
\a_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[44]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[44]\
    );
\a_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[45]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[45]\
    );
\a_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[46]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[46]\
    );
\a_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[47]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[47]\
    );
\a_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[48]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[48]\
    );
\a_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[49]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[49]\
    );
\a_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[4]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[4]\
    );
\a_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[50]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[50]\
    );
\a_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[51]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[51]\
    );
\a_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[52]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[52]\
    );
\a_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[53]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[53]\
    );
\a_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[54]_i_1_n_0\,
      Q => u_a(0)
    );
\a_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[55]_i_1_n_0\,
      Q => u_a(1)
    );
\a_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[56]_i_1_n_0\,
      Q => u_a(2)
    );
\a_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[57]_i_1_n_0\,
      Q => u_a(3)
    );
\a_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[58]_i_1_n_0\,
      Q => u_a(4)
    );
\a_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[59]_i_1_n_0\,
      Q => u_a(5)
    );
\a_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[5]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[5]\
    );
\a_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[60]_i_1_n_0\,
      Q => u_a(6)
    );
\a_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[61]_i_1_n_0\,
      Q => u_a(7)
    );
\a_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[62]_i_1_n_0\,
      Q => u_a(8)
    );
\a_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[63]_i_1_n_0\,
      Q => u_a(9)
    );
\a_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[64]_i_1_n_0\,
      Q => u_a(10)
    );
\a_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[65]_i_1_n_0\,
      Q => u_a(11)
    );
\a_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[66]_i_1_n_0\,
      Q => u_a(12)
    );
\a_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[67]_i_1_n_0\,
      Q => u_a(13)
    );
\a_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[68]_i_1_n_0\,
      Q => u_a(14)
    );
\a_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[69]_i_1_n_0\,
      Q => u_a(15)
    );
\a_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[6]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[6]\
    );
\a_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[70]_i_1_n_0\,
      Q => u_a(16)
    );
\a_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[71]_i_1_n_0\,
      Q => u_a(17)
    );
\a_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[7]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[7]\
    );
\a_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[8]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[8]\
    );
\a_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[9]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[9]\
    );
\b_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(0),
      O => \b_seq[0]_i_1_n_0\
    );
\b_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(10),
      O => \b_seq[10]_i_1_n_0\
    );
\b_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(11),
      O => \b_seq[11]_i_1_n_0\
    );
\b_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(12),
      O => \b_seq[12]_i_1_n_0\
    );
\b_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(13),
      O => \b_seq[13]_i_1_n_0\
    );
\b_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(14),
      O => \b_seq[14]_i_1_n_0\
    );
\b_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(15),
      O => \b_seq[15]_i_1_n_0\
    );
\b_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(16),
      O => \b_seq[16]_i_1_n_0\
    );
\b_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \b_seq[18]_i_1_n_0\
    );
\b_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \b_seq[19]_i_1_n_0\
    );
\b_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(1),
      O => \b_seq[1]_i_1_n_0\
    );
\b_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \b_seq[20]_i_1_n_0\
    );
\b_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \b_seq[21]_i_1_n_0\
    );
\b_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \b_seq[22]_i_1_n_0\
    );
\b_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \b_seq[23]_i_1_n_0\
    );
\b_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \b_seq[24]_i_1_n_0\
    );
\b_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \b_seq[25]_i_1_n_0\
    );
\b_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \b_seq[26]_i_1_n_0\
    );
\b_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \b_seq[27]_i_1_n_0\
    );
\b_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \b_seq[28]_i_1_n_0\
    );
\b_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \b_seq[29]_i_1_n_0\
    );
\b_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(2),
      O => \b_seq[2]_i_1_n_0\
    );
\b_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \b_seq[30]_i_1_n_0\
    );
\b_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \b_seq[31]_i_1_n_0\
    );
\b_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \b_seq[32]_i_1_n_0\
    );
\b_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \b_seq[33]_i_1_n_0\
    );
\b_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \b_seq[34]_i_1_n_0\
    );
\b_seq[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(34),
      O => \b_seq[35]_i_1_n_0\
    );
\b_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(0),
      I1 => \b_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \b_seq[36]_i_1_n_0\
    );
\b_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(1),
      I1 => \b_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \b_seq[37]_i_1_n_0\
    );
\b_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(2),
      I1 => \b_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \b_seq[38]_i_1_n_0\
    );
\b_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(3),
      I1 => \b_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \b_seq[39]_i_1_n_0\
    );
\b_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(3),
      O => \b_seq[3]_i_1_n_0\
    );
\b_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(4),
      I1 => \b_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \b_seq[40]_i_1_n_0\
    );
\b_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(5),
      I1 => \b_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \b_seq[41]_i_1_n_0\
    );
\b_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(6),
      I1 => \b_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \b_seq[42]_i_1_n_0\
    );
\b_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(7),
      I1 => \b_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \b_seq[43]_i_1_n_0\
    );
\b_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(8),
      I1 => \b_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \b_seq[44]_i_1_n_0\
    );
\b_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(9),
      I1 => \b_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \b_seq[45]_i_1_n_0\
    );
\b_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(10),
      I1 => \b_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \b_seq[46]_i_1_n_0\
    );
\b_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(11),
      I1 => \b_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \b_seq[47]_i_1_n_0\
    );
\b_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(12),
      I1 => \b_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \b_seq[48]_i_1_n_0\
    );
\b_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(13),
      I1 => \b_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \b_seq[49]_i_1_n_0\
    );
\b_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(4),
      O => \b_seq[4]_i_1_n_0\
    );
\b_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(14),
      I1 => \b_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \b_seq[50]_i_1_n_0\
    );
\b_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(15),
      I1 => \b_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \b_seq[51]_i_1_n_0\
    );
\b_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(16),
      I1 => \b_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \b_seq[52]_i_1_n_0\
    );
\b_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_seq_reg_n_0_[35]\,
      I1 => i_en,
      O => \b_seq[53]_i_1_n_0\
    );
\b_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \b_seq[54]_i_1_n_0\
    );
\b_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \b_seq[55]_i_1_n_0\
    );
\b_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \b_seq[56]_i_1_n_0\
    );
\b_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \b_seq[57]_i_1_n_0\
    );
\b_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \b_seq[58]_i_1_n_0\
    );
\b_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \b_seq[59]_i_1_n_0\
    );
\b_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(5),
      O => \b_seq[5]_i_1_n_0\
    );
\b_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \b_seq[60]_i_1_n_0\
    );
\b_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \b_seq[61]_i_1_n_0\
    );
\b_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \b_seq[62]_i_1_n_0\
    );
\b_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \b_seq[63]_i_1_n_0\
    );
\b_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \b_seq[64]_i_1_n_0\
    );
\b_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \b_seq[65]_i_1_n_0\
    );
\b_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \b_seq[66]_i_1_n_0\
    );
\b_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \b_seq[67]_i_1_n_0\
    );
\b_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \b_seq[68]_i_1_n_0\
    );
\b_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \b_seq[69]_i_1_n_0\
    );
\b_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(6),
      O => \b_seq[6]_i_1_n_0\
    );
\b_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \b_seq[70]_i_1_n_0\
    );
\b_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(34),
      I1 => \b_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \b_seq[71]_i_1_n_0\
    );
\b_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(7),
      O => \b_seq[7]_i_1_n_0\
    );
\b_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(8),
      O => \b_seq[8]_i_1_n_0\
    );
\b_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(9),
      O => \b_seq[9]_i_1_n_0\
    );
\b_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[0]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[0]\
    );
\b_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[10]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[10]\
    );
\b_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[11]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[11]\
    );
\b_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[12]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[12]\
    );
\b_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[13]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[13]\
    );
\b_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[14]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[14]\
    );
\b_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[15]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[15]\
    );
\b_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[16]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[16]\
    );
\b_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[18]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[18]\
    );
\b_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[19]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[19]\
    );
\b_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[1]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[1]\
    );
\b_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[20]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[20]\
    );
\b_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[21]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[21]\
    );
\b_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[22]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[22]\
    );
\b_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[23]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[23]\
    );
\b_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[24]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[24]\
    );
\b_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[25]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[25]\
    );
\b_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[26]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[26]\
    );
\b_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[27]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[27]\
    );
\b_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[28]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[28]\
    );
\b_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[29]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[29]\
    );
\b_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[2]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[2]\
    );
\b_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[30]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[30]\
    );
\b_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[31]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[31]\
    );
\b_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[32]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[32]\
    );
\b_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[33]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[33]\
    );
\b_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[34]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[34]\
    );
\b_seq_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[35]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[35]\
    );
\b_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[36]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[36]\
    );
\b_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[37]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[37]\
    );
\b_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[38]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[38]\
    );
\b_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[39]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[39]\
    );
\b_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[3]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[3]\
    );
\b_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[40]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[40]\
    );
\b_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[41]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[41]\
    );
\b_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[42]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[42]\
    );
\b_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[43]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[43]\
    );
\b_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[44]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[44]\
    );
\b_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[45]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[45]\
    );
\b_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[46]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[46]\
    );
\b_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[47]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[47]\
    );
\b_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[48]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[48]\
    );
\b_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[49]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[49]\
    );
\b_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[4]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[4]\
    );
\b_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[50]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[50]\
    );
\b_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[51]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[51]\
    );
\b_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[52]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[52]\
    );
\b_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[53]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[53]\
    );
\b_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[54]_i_1_n_0\,
      Q => u_b(0)
    );
\b_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[55]_i_1_n_0\,
      Q => u_b(1)
    );
\b_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[56]_i_1_n_0\,
      Q => u_b(2)
    );
\b_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[57]_i_1_n_0\,
      Q => u_b(3)
    );
\b_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[58]_i_1_n_0\,
      Q => u_b(4)
    );
\b_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[59]_i_1_n_0\,
      Q => u_b(5)
    );
\b_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[5]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[5]\
    );
\b_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[60]_i_1_n_0\,
      Q => u_b(6)
    );
\b_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[61]_i_1_n_0\,
      Q => u_b(7)
    );
\b_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[62]_i_1_n_0\,
      Q => u_b(8)
    );
\b_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[63]_i_1_n_0\,
      Q => u_b(9)
    );
\b_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[64]_i_1_n_0\,
      Q => u_b(10)
    );
\b_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[65]_i_1_n_0\,
      Q => u_b(11)
    );
\b_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[66]_i_1_n_0\,
      Q => u_b(12)
    );
\b_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[67]_i_1_n_0\,
      Q => u_b(13)
    );
\b_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[68]_i_1_n_0\,
      Q => u_b(14)
    );
\b_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[69]_i_1_n_0\,
      Q => u_b(15)
    );
\b_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[6]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[6]\
    );
\b_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[70]_i_1_n_0\,
      Q => u_b(16)
    );
\b_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[71]_i_1_n_0\,
      Q => u_b(17)
    );
\b_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[7]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[7]\
    );
\b_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[8]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[8]\
    );
\b_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[9]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[9]\
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => sel0(1),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => sel0(1),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => sel0(1),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => sel0(1),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => sel0(1),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => sel0(1),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => sel0(1),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => sel0(1),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => sel0(1),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => sel0(1),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => sel0(1),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => sel0(1),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => sel0(1),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => sel0(1),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => sel0(1),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => sel0(1),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => sel0(1),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => sel0(1),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => sel0(1),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => sel0(1),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => sel0(1),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => sel0(1),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => sel0(1),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => sel0(1),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => sel0(1),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => sel0(1),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => sel0(1),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => sel0(1),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => sel0(1),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => sel0(1),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => sel0(1),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => sel0(1),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => sel0(1),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => sel0(1),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => sel0(1),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => sel0(1),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => sel0(1),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => sel0(1),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => sel0(1),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => sel0(1),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => sel0(1),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => sel0(1),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => sel0(1),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => sel0(1),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => sel0(1),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => sel0(1),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => sel0(1),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => sel0(1),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => sel0(1),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => sel0(1),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => sel0(1),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => sel0(1),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => sel0(1),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => sel0(1),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => sel0(1),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => sel0(1),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => sel0(1),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => sel0(1),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => sel0(1),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => sel0(1),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => sel0(1),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => sel0(1),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => sel0(1),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => sel0(1),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[68]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => sel0(1),
      I2 => \^o_c\(68),
      O => \c_acc[68]_i_2_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => sel0(1),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => sel0(1),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => sel0(1),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => sel0(1),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0),
      R => '0'
    );
\c_acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10),
      R => '0'
    );
\c_acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11),
      R => '0'
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12),
      R => '0'
    );
\c_acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13),
      R => '0'
    );
\c_acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14),
      R => '0'
    );
\c_acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15),
      R => '0'
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16),
      R => '0'
    );
\c_acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17),
      R => '0'
    );
\c_acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18),
      R => '0'
    );
\c_acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19),
      R => '0'
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1),
      R => '0'
    );
\c_acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20),
      R => '0'
    );
\c_acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21),
      R => '0'
    );
\c_acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22),
      R => '0'
    );
\c_acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23),
      R => '0'
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24),
      R => '0'
    );
\c_acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25),
      R => '0'
    );
\c_acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26),
      R => '0'
    );
\c_acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27),
      R => '0'
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28),
      R => '0'
    );
\c_acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29),
      R => '0'
    );
\c_acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2),
      R => '0'
    );
\c_acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30),
      R => '0'
    );
\c_acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31),
      R => '0'
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32),
      R => '0'
    );
\c_acc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33),
      R => '0'
    );
\c_acc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34),
      R => '0'
    );
\c_acc_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35),
      R => '0'
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36),
      R => '0'
    );
\c_acc_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37),
      R => '0'
    );
\c_acc_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38),
      R => '0'
    );
\c_acc_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39),
      R => '0'
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3),
      R => '0'
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40),
      R => '0'
    );
\c_acc_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41),
      R => '0'
    );
\c_acc_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42),
      R => '0'
    );
\c_acc_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43),
      R => '0'
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44),
      R => '0'
    );
\c_acc_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45),
      R => '0'
    );
\c_acc_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46),
      R => '0'
    );
\c_acc_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47),
      R => '0'
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48),
      R => '0'
    );
\c_acc_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49),
      R => '0'
    );
\c_acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4),
      R => '0'
    );
\c_acc_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50),
      R => '0'
    );
\c_acc_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51),
      R => '0'
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52),
      R => '0'
    );
\c_acc_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53),
      R => '0'
    );
\c_acc_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54),
      R => '0'
    );
\c_acc_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55),
      R => '0'
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56),
      R => '0'
    );
\c_acc_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57),
      R => '0'
    );
\c_acc_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58),
      R => '0'
    );
\c_acc_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59),
      R => '0'
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5),
      R => '0'
    );
\c_acc_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60),
      R => '0'
    );
\c_acc_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61),
      R => '0'
    );
\c_acc_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62),
      R => '0'
    );
\c_acc_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63),
      R => '0'
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64),
      R => '0'
    );
\c_acc_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65),
      R => '0'
    );
\c_acc_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66),
      R => '0'
    );
\c_acc_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67),
      R => '0'
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[68]_i_1_n_7\,
      Q => \^o_c\(68),
      R => '0'
    );
\c_acc_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3 downto 0) => \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \c_acc_reg[68]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \c_acc[68]_i_2_n_0\
    );
\c_acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6),
      R => '0'
    );
\c_acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7),
      R => '0'
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8),
      R => '0'
    );
\c_acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9),
      R => '0'
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(3),
      I1 => \c_in[50]_i_3_n_0\,
      O => \c_in[16]_i_1_n_0\
    );
\c_in[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \c_in[50]_i_3_n_0\
    );
\c_in[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \c_in[50]_i_3_n_0\,
      O => \c_in[50]_i_4_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_16,
      Q => \in\(0),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_6,
      Q => \in\(10),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_5,
      Q => \in\(11),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_4,
      Q => \in\(12),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_3,
      Q => \in\(13),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_2,
      Q => \in\(14),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_1,
      Q => \in\(15),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_0,
      Q => \in\(16),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(17),
      Q => \in\(17),
      R => '0'
    );
\c_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(18),
      Q => \in\(18),
      R => '0'
    );
\c_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(19),
      Q => \in\(19),
      R => '0'
    );
\c_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_15,
      Q => \in\(1),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(20),
      Q => \in\(20),
      R => '0'
    );
\c_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(21),
      Q => \in\(21),
      R => '0'
    );
\c_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(22),
      Q => \in\(22),
      R => '0'
    );
\c_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(23),
      Q => \in\(23),
      R => '0'
    );
\c_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(24),
      Q => \in\(24),
      R => '0'
    );
\c_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(25),
      Q => \in\(25),
      R => '0'
    );
\c_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(26),
      Q => \in\(26),
      R => '0'
    );
\c_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(27),
      Q => \in\(27),
      R => '0'
    );
\c_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(28),
      Q => \in\(28),
      R => '0'
    );
\c_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(29),
      Q => \in\(29),
      R => '0'
    );
\c_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_14,
      Q => \in\(2),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(30),
      Q => \in\(30),
      R => '0'
    );
\c_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(31),
      Q => \in\(31),
      R => '0'
    );
\c_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(32),
      Q => \in\(32),
      R => '0'
    );
\c_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(33),
      Q => \in\(33),
      R => '0'
    );
\c_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(34),
      Q => \in\(34),
      R => '0'
    );
\c_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(35),
      Q => \in\(35),
      R => '0'
    );
\c_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(36),
      Q => \in\(36),
      R => '0'
    );
\c_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(37),
      Q => \in\(37),
      R => '0'
    );
\c_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(38),
      Q => \in\(38),
      R => '0'
    );
\c_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(39),
      Q => \in\(39),
      R => '0'
    );
\c_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_13,
      Q => \in\(3),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(40),
      Q => \in\(40),
      R => '0'
    );
\c_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(41),
      Q => \in\(41),
      R => '0'
    );
\c_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(42),
      Q => \in\(42),
      R => '0'
    );
\c_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(43),
      Q => \in\(43),
      R => '0'
    );
\c_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(44),
      Q => \in\(44),
      R => '0'
    );
\c_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(45),
      Q => \in\(45),
      R => '0'
    );
\c_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(46),
      Q => \in\(46),
      R => '0'
    );
\c_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(47),
      Q => \in\(47),
      R => '0'
    );
\c_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(48),
      Q => \in\(48),
      R => '0'
    );
\c_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(49),
      Q => \in\(49),
      R => '0'
    );
\c_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_12,
      Q => \in\(4),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => c_in(50),
      Q => \in\(50),
      R => '0'
    );
\c_in_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_52,
      Q => \in\(51),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_53,
      Q => \in\(52),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_54,
      Q => \in\(53),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_55,
      Q => \in\(54),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_56,
      Q => \in\(55),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_57,
      Q => \in\(56),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_58,
      Q => \in\(57),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_59,
      Q => \in\(58),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_60,
      Q => \in\(59),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_11,
      Q => \in\(5),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_61,
      Q => \in\(60),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_62,
      Q => \in\(61),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_63,
      Q => \in\(62),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_64,
      Q => \in\(63),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[64]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_65,
      Q => \in\(64),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[65]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_66,
      Q => \in\(65),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[66]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_67,
      Q => \in\(66),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[67]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_68,
      Q => \in\(67),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[68]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_69,
      Q => \in\(68),
      S => u_dsp48_mul_ip_n_51
    );
\c_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_10,
      Q => \in\(6),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_9,
      Q => \in\(7),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_8,
      Q => \in\(8),
      R => \c_in[16]_i_1_n_0\
    );
\c_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => u_dsp48_mul_ip_n_7,
      Q => \in\(9),
      R => \c_in[16]_i_1_n_0\
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => \en_buf_reg_n_0_[0]\
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[0]\,
      Q => \en_buf_reg_n_0_[1]\
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[1]\,
      Q => sel0(0)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(0),
      Q => sel0(1)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(1),
      Q => sel0(2)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(2),
      Q => sel0(3)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(3),
      Q => \en_buf_reg_n_0_[6]\
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[6]\,
      Q => o_c_en
    );
u_dsp48_mul_ip: entity work.multiplier_35_1dsp_ip_dsp48_mul_ip
     port map (
      D(33 downto 0) => c_in(50 downto 17),
      P(16) => u_dsp48_mul_ip_n_0,
      P(15) => u_dsp48_mul_ip_n_1,
      P(14) => u_dsp48_mul_ip_n_2,
      P(13) => u_dsp48_mul_ip_n_3,
      P(12) => u_dsp48_mul_ip_n_4,
      P(11) => u_dsp48_mul_ip_n_5,
      P(10) => u_dsp48_mul_ip_n_6,
      P(9) => u_dsp48_mul_ip_n_7,
      P(8) => u_dsp48_mul_ip_n_8,
      P(7) => u_dsp48_mul_ip_n_9,
      P(6) => u_dsp48_mul_ip_n_10,
      P(5) => u_dsp48_mul_ip_n_11,
      P(4) => u_dsp48_mul_ip_n_12,
      P(3) => u_dsp48_mul_ip_n_13,
      P(2) => u_dsp48_mul_ip_n_14,
      P(1) => u_dsp48_mul_ip_n_15,
      P(0) => u_dsp48_mul_ip_n_16,
      Q(17 downto 0) => u_a(17 downto 0),
      \b_seq_reg[71]\(17 downto 0) => u_b(17 downto 0),
      \c_in_reg[51]\ => u_dsp48_mul_ip_n_51,
      \c_in_reg[51]_0\ => u_dsp48_mul_ip_n_52,
      \c_in_reg[52]\ => u_dsp48_mul_ip_n_53,
      \c_in_reg[53]\ => u_dsp48_mul_ip_n_54,
      \c_in_reg[54]\ => u_dsp48_mul_ip_n_55,
      \c_in_reg[55]\ => u_dsp48_mul_ip_n_56,
      \c_in_reg[56]\ => u_dsp48_mul_ip_n_57,
      \c_in_reg[57]\ => u_dsp48_mul_ip_n_58,
      \c_in_reg[58]\ => u_dsp48_mul_ip_n_59,
      \c_in_reg[59]\ => u_dsp48_mul_ip_n_60,
      \c_in_reg[60]\ => u_dsp48_mul_ip_n_61,
      \c_in_reg[61]\ => u_dsp48_mul_ip_n_62,
      \c_in_reg[62]\ => u_dsp48_mul_ip_n_63,
      \c_in_reg[63]\ => u_dsp48_mul_ip_n_64,
      \c_in_reg[64]\ => u_dsp48_mul_ip_n_65,
      \c_in_reg[65]\ => u_dsp48_mul_ip_n_66,
      \c_in_reg[66]\ => u_dsp48_mul_ip_n_67,
      \c_in_reg[67]\ => u_dsp48_mul_ip_n_68,
      \c_in_reg[68]\ => u_dsp48_mul_ip_n_69,
      \en_buf_reg[2]\ => \c_in[50]_i_3_n_0\,
      \en_buf_reg[4]\ => \c_in[50]_i_4_n_0\,
      \en_buf_reg[5]\(3 downto 0) => sel0(3 downto 0),
      i_clk => i_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_35_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_35_1dsp,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp,Vivado 2015.2.1";
end multiplier_35_1dsp_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip is
begin
inst: entity work.multiplier_35_1dsp_ip_multiplier_35_1dsp
     port map (
      i_a(34 downto 0) => i_a(34 downto 0),
      i_b(34 downto 0) => i_b(34 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(68 downto 0) => o_c(68 downto 0),
      o_c_en => o_c_en
    );
end STRUCTURE;
