min: T;
r_00_0 = 0;
r_01_0 = 0;
r_02_0 = 0;
r_03_0 = 0;
2.2 a_10_0 + 2.2 a_11_0 + 2.2 a_01_0 + 2.2 a_04_0 + 2.2 a_05_0 + 11 x_01_0 + r_01_0 x_01_0 <= r_04_0;
2.2 a_10_0 + 2.2 a_11_0 + 2.2 a_01_0 + 2.2 a_04_0 + 2.2 a_05_0 + 11 x_01_0 + r_01_0 x_01_0 <= r_05_0;
4.4 a_12_0 + 4.4 a_13_0 + 4.4 a_02_0 + 4.4 a_06_0 + 4.4 a_07_0 + 11 x_02_0 + r_02_0 x_02_0 <= r_06_0;
4.4 a_12_0 + 4.4 a_13_0 + 4.4 a_02_0 + 4.4 a_06_0 + 4.4 a_07_0 + 11 x_02_0 + r_02_0 x_02_0 <= r_07_0;
4.4 a_14_0 + 4.4 a_15_0 + 4.4 a_03_0 + 4.4 a_08_0 + 4.4 a_09_0 + 11 x_03_0 + r_03_0 x_03_0 <= r_08_0;
4.4 a_14_0 + 4.4 a_15_0 + 4.4 a_03_0 + 4.4 a_08_0 + 4.4 a_09_0 + 11 x_03_0 + r_03_0 x_03_0 <= r_09_0;
4.4 a_10_0 + 4.4 a_04_0 + 11 x_04_0 + r_04_0 x_04_0 <= r_10_0;
4.4 a_11_0 + 4.4 a_05_0 + 11 x_05_0 + r_05_0 x_05_0 <= r_11_0;
2.2 a_12_0 + 2.2 a_06_0 + 11 x_06_0 + r_06_0 x_06_0 <= r_12_0;
4.4 a_10_0 + 11 x_10_0 + r_10_0 x_10_0 <= r_12_0;
4.4 a_13_0 + 4.4 a_07_0 + 11 x_07_0 + r_07_0 x_07_0 <= r_13_0;
4.4 a_14_0 + 4.4 a_08_0 + 11 x_08_0 + r_08_0 x_08_0 <= r_14_0;
2.2 a_13_0 + 11 x_13_0 + r_13_0 x_13_0 <= r_14_0;
2.2 a_15_0 + 2.2 a_09_0 + 11 x_09_0 + r_09_0 x_09_0 <= r_15_0;
4.4 a_11_0 + 11 x_11_0 + r_11_0 x_11_0 <= r_15_0;
r_00_0 x_00_0 <= t_00_0;
2.2 a_10_0 + 2.2 a_11_0 + 2.2 a_01_0 + 2.2 a_04_0 + 2.2 a_05_0 + 11 x_01_0 + r_01_0 x_01_0 <= t_01_0;
4.4 a_12_0 + 4.4 a_13_0 + 4.4 a_02_0 + 4.4 a_06_0 + 4.4 a_07_0 + 11 x_02_0 + r_02_0 x_02_0 <= t_02_0;
4.4 a_14_0 + 4.4 a_15_0 + 4.4 a_03_0 + 4.4 a_08_0 + 4.4 a_09_0 + 11 x_03_0 + r_03_0 x_03_0 <= t_03_0;
4.4 a_10_0 + 4.4 a_04_0 + 11 x_04_0 + r_04_0 x_04_0 <= t_04_0;
4.4 a_11_0 + 4.4 a_05_0 + 11 x_05_0 + r_05_0 x_05_0 <= t_06_0;
2.2 a_12_0 + 2.2 a_06_0 + 11 x_06_0 + r_06_0 x_06_0 <= t_04_0;
4.4 a_13_0 + 4.4 a_07_0 + 11 x_07_0 + r_07_0 x_07_0 <= t_05_0;
4.4 a_14_0 + 4.4 a_08_0 + 11 x_08_0 + r_08_0 x_08_0 <= t_05_0;
2.2 a_15_0 + 2.2 a_09_0 + 11 x_09_0 + r_09_0 x_09_0 <= t_06_0;
4.4 a_10_0 + 11 x_10_0 + r_10_0 x_10_0 <= t_07_0;
4.4 a_11_0 + 11 x_11_0 + r_11_0 x_11_0 <= t_07_0;
4.4 a_12_0 + 11 x_12_0 + r_12_0 x_12_0 <= t_07_0;
2.2 a_13_0 + 11 x_13_0 + r_13_0 x_13_0 <= t_07_0;
2.2 a_14_0 + 11 x_14_0 + r_14_0 x_14_0 <= t_07_0;
4.4 a_15_0 + 11 x_15_0 + r_15_0 x_15_0 <= t_07_0;
25 a_00_0 + t_00_0 <= T;
20 a_01_0 + t_01_0 <= T;
25 a_02_0 + t_02_0 <= T;
25 a_03_0 + t_03_0 <= T;
20 a_04_0 + 20 a_06_0 + t_04_0 <= T;
25 a_07_0 + 25 a_08_0 + t_05_0 <= T;
20 a_05_0 + 20 a_09_0 + t_06_0 <= T;
20 a_10_0 + 20 a_11_0 + 20 a_12_0 + 20 a_13_0 + 20 a_14_0 + 20 a_15_0 + t_07_0 <= T;
a_00_0 <= 10000 x_00_0;
a_10_0 + a_11_0 + a_01_0 + a_04_0 + a_05_0 <= 10000 x_01_0;
a_12_0 + a_13_0 + a_02_0 + a_06_0 + a_07_0 <= 10000 x_02_0;
a_14_0 + a_15_0 + a_03_0 + a_08_0 + a_09_0 <= 10000 x_03_0;
a_10_0 + a_04_0 <= 10000 x_04_0;
a_11_0 + a_05_0 <= 10000 x_05_0;
a_12_0 + a_06_0 <= 10000 x_06_0;
a_13_0 + a_07_0 <= 10000 x_07_0;
a_14_0 + a_08_0 <= 10000 x_08_0;
a_15_0 + a_09_0 <= 10000 x_09_0;
a_10_0 <= 10000 x_10_0;
a_11_0 <= 10000 x_11_0;
a_12_0 <= 10000 x_12_0;
a_13_0 <= 10000 x_13_0;
a_14_0 <= 10000 x_14_0;
a_15_0 <= 10000 x_15_0;
a_10_0 + a_11_0 + a_12_0 + a_13_0 + a_14_0 + a_15_0 + a_00_0 + a_01_0 + a_02_0 + a_03_0 + a_04_0 + a_05_0 + a_06_0 + a_07_0 + a_08_0 + a_09_0
   = 10000;
r_00_0 = rk_00_0;
2.2 a_10_0 + 2.2 a_11_0 + 2.2 a_01_0 + 2.2 a_04_0 + 2.2 a_05_0 + r_01_0 + 11 x_01_0 = rk_01_0;
4.4 a_12_0 + 4.4 a_13_0 + 4.4 a_02_0 + 4.4 a_06_0 + 4.4 a_07_0 + r_02_0 + 11 x_02_0 = rk_02_0;
4.4 a_14_0 + 4.4 a_15_0 + 4.4 a_03_0 + 4.4 a_08_0 + 4.4 a_09_0 + r_03_0 + 11 x_03_0 = rk_03_0;
4.4 a_10_0 + 4.4 a_04_0 + r_04_0 + 11 x_04_0 = rk_04_0;
4.4 a_11_0 + 4.4 a_05_0 + r_05_0 + 11 x_05_0 = rk_05_0;
2.2 a_12_0 + 2.2 a_06_0 + r_06_0 + 11 x_06_0 = rk_06_0;
4.4 a_13_0 + 4.4 a_07_0 + r_07_0 + 11 x_07_0 = rk_07_0;
4.4 a_14_0 + 4.4 a_08_0 + r_08_0 + 11 x_08_0 = rk_08_0;
2.2 a_15_0 + 2.2 a_09_0 + r_09_0 + 11 x_09_0 = rk_09_0;
4.4 a_10_0 + r_10_0 + 11 x_10_0 = rk_10_0;
4.4 a_11_0 + r_11_0 + 11 x_11_0 = rk_11_0;
4.4 a_12_0 + r_12_0 + 11 x_12_0 = rk_12_0;
2.2 a_13_0 + r_13_0 + 11 x_13_0 = rk_13_0;
2.2 a_14_0 + r_14_0 + 11 x_14_0 = rk_14_0;
4.4 a_15_0 + r_15_0 + 11 x_15_0 = rk_15_0;
25 a_00_0 + t_00_0 = tk_00_0;
20 a_01_0 + t_01_0 = tk_01_0;
25 a_02_0 + t_02_0 = tk_02_0;
25 a_03_0 + t_03_0 = tk_03_0;
20 a_04_0 + 20 a_06_0 + t_04_0 = tk_04_0;
25 a_07_0 + 25 a_08_0 + t_05_0 = tk_05_0;
20 a_05_0 + 20 a_09_0 + t_06_0 = tk_06_0;
20 a_10_0 + 20 a_11_0 + 20 a_12_0 + 20 a_13_0 + 20 a_14_0 + 20 a_15_0 + t_07_0 = tk_07_0;
m = 1;
pv_0 = 0;
pv_1 = 0;
pv_2 = 0;
pv_3 = 0;
pv_4 = 1;
pv_5 = 1;
pv_6 = 2;
pv_7 = 2;
pv_8 = 3;
pv_9 = 3;
pv_10 = 4;
pv_11 = 5;
pv_12 = 6;
pv_13 = 7;
pv_14 = 8;
pv_15 = 9;
pc_0 = 0;
pc_1 = 1;
pc_2 = 2;
pc_3 = 3;
pc_4 = 4;
pc_5 = 6;
pc_6 = 4;
pc_7 = 5;
pc_8 = 5;
pc_9 = 6;
pc_10 = 7;
pc_11 = 7;
pc_12 = 7;
pc_13 = 7;
pc_14 = 7;
pc_15 = 7;
int x_00_0, x_01_0, x_02_0, x_03_0, x_04_0, x_05_0, x_06_0, x_07_0, x_08_0, x_09_0, x_10_0, x_11_0, x_12_0, x_13_0, x_14_0, x_15_0;