#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f07a30 .scope module, "spimemorytestbenchharness" "spimemorytestbenchharness" 2 3;
 .timescale 0 0;
v0x1f32a40_0 .var "begintest", 0 0;
v0x1f32b00_0 .net "clk", 0 0, v0x1f321d0_0;  1 drivers
v0x1f32ba0_0 .net "cs_pin", 0 0, v0x1f323a0_0;  1 drivers
v0x1f32c40_0 .net "dutpassed", 0 0, v0x1f32440_0;  1 drivers
v0x1f32ce0_0 .net "endtest", 0 0, v0x1f324e0_0;  1 drivers
o0x7f222e4d5eb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1f32d80_0 .net "leds", 3 0, o0x7f222e4d5eb8;  0 drivers
v0x1f32e70_0 .net8 "miso_pin", 0 0, L_0x1f33410;  1 drivers, strength-aware
v0x1f32f60_0 .net "mosi_pin", 0 0, v0x1f32710_0;  1 drivers
v0x1f33000_0 .net "sclk_pin", 0 0, v0x1f32800_0;  1 drivers
E_0x1ef9450 .event posedge, v0x1f324e0_0;
S_0x1eecee0 .scope module, "DUT" "spiMemory" 2 17, 3 7 0, S_0x1f07a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
L_0x1f33410 .functor BUFIF1 1, v0x1f2e8d0_0, v0x1f2ded0_0, C4<0>, C4<0>;
v0x1f30ad0_0 .net "addr_we", 0 0, v0x1f2db80_0;  1 drivers
v0x1f30be0_0 .net "address", 6 0, v0x1f2c0e0_0;  1 drivers
v0x1f30cf0_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f30d90_0 .net "cs", 0 0, v0x1f2c770_0;  1 drivers
v0x1f30e80_0 .net "cs_pin", 0 0, v0x1f323a0_0;  alias, 1 drivers
v0x1f30f70_0 .net "datamemout", 7 0, v0x1f2d4f0_0;  1 drivers
v0x1f31060_0 .net "dm_we", 0 0, v0x1f2de00_0;  1 drivers
v0x1f31150_0 .net "leds", 3 0, o0x7f222e4d5eb8;  alias, 0 drivers
v0x1f31210_0 .net "miso_buff", 0 0, v0x1f2ded0_0;  1 drivers
v0x1f31340_0 .net8 "miso_pin", 0 0, L_0x1f33410;  alias, 1 drivers, strength-aware
v0x1f313e0_0 .net "mosi_pin", 0 0, v0x1f32710_0;  alias, 1 drivers
v0x1f31480_0 .net "sclk_negedge", 0 0, v0x1f2fb80_0;  1 drivers
v0x1f31520_0 .net "sclk_pin", 0 0, v0x1f32800_0;  alias, 1 drivers
v0x1f315c0_0 .net "sclk_posedge", 0 0, v0x1f2fd40_0;  1 drivers
v0x1f31660_0 .net "serial_in", 0 0, v0x1f2ef20_0;  1 drivers
v0x1f31750_0 .net "serial_out", 0 0, L_0x1f331a0;  1 drivers
v0x1f31840_0 .net "serial_out_delayed", 0 0, v0x1f2e8d0_0;  1 drivers
v0x1f319f0_0 .net "shift_reg_parallel_out", 7 0, L_0x1f33130;  1 drivers
v0x1f31a90_0 .net "sr_we", 0 0, v0x1f2e100_0;  1 drivers
L_0x1f33240 .part L_0x1f33130, 0, 7;
L_0x1f33370 .part L_0x1f33130, 0, 1;
S_0x1eed0b0 .scope module, "al" "addressLatch" 3 70, 4 5 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /OUTPUT 7 "q"
P_0x1eed280 .param/l "width" 0 4 6, +C4<00000000000000000000000000000111>;
v0x1ed9660_0 .net "ce", 0 0, v0x1f2db80_0;  alias, 1 drivers
v0x1f2bf30_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2bff0_0 .net "d", 6 0, L_0x1f33240;  1 drivers
v0x1f2c0e0_0 .var "q", 6 0;
E_0x1ed86e0 .event posedge, v0x1f2bf30_0;
S_0x1f2c270 .scope module, "cs_inputcond" "inputconditioner" 3 35, 5 8 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1f2c460 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x1f2c4a0 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x1f2c6d0_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2c770_0 .var "conditioned", 0 0;
v0x1f2c810_0 .var "counter", 2 0;
v0x1f2c8d0_0 .var "negativeedge", 0 0;
v0x1f2c990_0 .net "noisysignal", 0 0, v0x1f323a0_0;  alias, 1 drivers
v0x1f2caa0_0 .var "positiveedge", 0 0;
v0x1f2cb60_0 .var "synchronizer0", 0 0;
v0x1f2cc20_0 .var "synchronizer1", 0 0;
S_0x1f2cd80 .scope module, "dm" "datamemory" 3 59, 6 8 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x1f2cf50 .param/l "addresswidth" 0 6 10, +C4<00000000000000000000000000000111>;
P_0x1f2cf90 .param/l "depth" 0 6 11, +C4<00000000000000000000000010000000>;
P_0x1f2cfd0 .param/l "width" 0 6 12, +C4<00000000000000000000000000001000>;
v0x1f2d2c0_0 .net "address", 6 0, v0x1f2c0e0_0;  alias, 1 drivers
v0x1f2d360_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2d450_0 .net "dataIn", 7 0, L_0x1f33130;  alias, 1 drivers
v0x1f2d4f0_0 .var "dataOut", 7 0;
v0x1f2d5d0 .array "memory", 0 127, 7 0;
v0x1f2d6e0_0 .net "writeEnable", 0 0, v0x1f2de00_0;  alias, 1 drivers
S_0x1f2d840 .scope module, "fsm0" "fsm" 3 80, 7 29 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk_edge"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /OUTPUT 1 "miso_buff"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
v0x1f2db80_0 .var "addr_we", 0 0;
v0x1f2dc40_0 .var "counter", 3 0;
v0x1f2dd00_0 .net "cs", 0 0, v0x1f2c770_0;  alias, 1 drivers
v0x1f2de00_0 .var "dm_we", 0 0;
v0x1f2ded0_0 .var "miso_buff", 0 0;
v0x1f2dfc0_0 .net "rw", 0 0, L_0x1f33370;  1 drivers
v0x1f2e060_0 .net "sclk_edge", 0 0, v0x1f2fd40_0;  alias, 1 drivers
v0x1f2e100_0 .var "sr_we", 0 0;
v0x1f2e1c0_0 .var "state", 2 0;
E_0x1f2db00 .event posedge, v0x1f2e060_0;
S_0x1f2e450 .scope module, "miso_dff" "dff" 3 93, 4 20 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /OUTPUT 1 "q"
v0x1f2e690_0 .net "ce", 0 0, v0x1f2fb80_0;  alias, 1 drivers
v0x1f2e770_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2e830_0 .net "d", 0 0, L_0x1f331a0;  alias, 1 drivers
v0x1f2e8d0_0 .var "q", 0 0;
S_0x1f2ea20 .scope module, "mosi_inputcond" "inputconditioner" 3 20, 5 8 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1f2ebf0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x1f2ec30 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x1f2edd0_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2ef20_0 .var "conditioned", 0 0;
v0x1f2efe0_0 .var "counter", 2 0;
v0x1f2f0d0_0 .var "negativeedge", 0 0;
v0x1f2f190_0 .net "noisysignal", 0 0, v0x1f32710_0;  alias, 1 drivers
v0x1f2f250_0 .var "positiveedge", 0 0;
v0x1f2f310_0 .var "synchronizer0", 0 0;
v0x1f2f3d0_0 .var "synchronizer1", 0 0;
S_0x1f2f530 .scope module, "sclk_inputcond" "inputconditioner" 3 27, 5 8 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1f2f700 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x1f2f740 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x1f2f970_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f2fa10_0 .var "conditioned", 0 0;
v0x1f2fab0_0 .var "counter", 2 0;
v0x1f2fb80_0 .var "negativeedge", 0 0;
v0x1f2fc50_0 .net "noisysignal", 0 0, v0x1f32800_0;  alias, 1 drivers
v0x1f2fd40_0 .var "positiveedge", 0 0;
v0x1f2fde0_0 .var "synchronizer0", 0 0;
v0x1f2fe80_0 .var "synchronizer1", 0 0;
S_0x1f30010 .scope module, "sr" "shiftregister" 3 45, 8 9 0, S_0x1eecee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1f301e0 .param/l "width" 0 8 10, +C4<00000000000000000000000000001000>;
L_0x1f33130 .functor BUFZ 8, v0x1f30430_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f30370_0 .net "clk", 0 0, v0x1f321d0_0;  alias, 1 drivers
v0x1f30430_0 .var "mem", 7 0;
v0x1f30510_0 .net "parallelDataIn", 7 0, v0x1f2d4f0_0;  alias, 1 drivers
v0x1f30610_0 .net "parallelDataOut", 7 0, L_0x1f33130;  alias, 1 drivers
v0x1f306e0_0 .net "parallelLoad", 0 0, v0x1f2e100_0;  alias, 1 drivers
v0x1f307d0_0 .net "peripheralClkEdge", 0 0, v0x1f2fd40_0;  alias, 1 drivers
v0x1f308c0_0 .net "serialDataIn", 0 0, v0x1f2ef20_0;  alias, 1 drivers
v0x1f30960_0 .net "serialDataOut", 0 0, L_0x1f331a0;  alias, 1 drivers
L_0x1f331a0 .part v0x1f30430_0, 7, 1;
S_0x1f31bc0 .scope module, "tester" "spimemorytestbench" 2 28, 2 55 0, S_0x1f07a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "miso_pin"
    .port_info 4 /INPUT 4 "leds"
    .port_info 5 /OUTPUT 1 "sclk_pin"
    .port_info 6 /OUTPUT 1 "cs_pin"
    .port_info 7 /OUTPUT 1 "mosi_pin"
    .port_info 8 /OUTPUT 1 "clk"
v0x1f320f0_0 .net "begintest", 0 0, v0x1f32a40_0;  1 drivers
v0x1f321d0_0 .var "clk", 0 0;
v0x1f323a0_0 .var "cs_pin", 0 0;
v0x1f32440_0 .var "dutpassed", 0 0;
v0x1f324e0_0 .var "endtest", 0 0;
v0x1f325d0_0 .net "leds", 3 0, o0x7f222e4d5eb8;  alias, 0 drivers
v0x1f32670_0 .net8 "miso_pin", 0 0, L_0x1f33410;  alias, 1 drivers, strength-aware
v0x1f32710_0 .var "mosi_pin", 0 0;
v0x1f32800_0 .var "sclk_pin", 0 0;
E_0x1ed9070 .event posedge, v0x1f320f0_0;
S_0x1f31f00 .scope task, "reset_pins" "reset_pins" 2 84, 2 84 0, S_0x1f31bc0;
 .timescale 0 0;
TD_spimemorytestbenchharness.tester.reset_pins ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32710_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %end;
    .scope S_0x1f2ea20;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f2efe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2f3d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1f2ea20;
T_2 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f2ef20_0;
    %load/vec4 v0x1f2f3d0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2efe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f2efe0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2efe0_0, 0;
    %load/vec4 v0x1f2f3d0_0;
    %assign/vec4 v0x1f2ef20_0, 0;
    %load/vec4 v0x1f2f3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2f250_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2f0d0_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1f2efe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1f2efe0_0, 0;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x1f2f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2f250_0, 0;
T_2.6 ;
    %load/vec4 v0x1f2f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2f0d0_0, 0;
T_2.8 ;
    %load/vec4 v0x1f2f190_0;
    %assign/vec4 v0x1f2f310_0, 0;
    %load/vec4 v0x1f2f310_0;
    %assign/vec4 v0x1f2f3d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f2f530;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f2fab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2fe80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1f2f530;
T_4 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f2fa10_0;
    %load/vec4 v0x1f2fe80_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2fab0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f2fab0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2fab0_0, 0;
    %load/vec4 v0x1f2fe80_0;
    %assign/vec4 v0x1f2fa10_0, 0;
    %load/vec4 v0x1f2fe80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2fd40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2fb80_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1f2fab0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1f2fab0_0, 0;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x1f2fd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2fd40_0, 0;
T_4.6 ;
    %load/vec4 v0x1f2fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2fb80_0, 0;
T_4.8 ;
    %load/vec4 v0x1f2fc50_0;
    %assign/vec4 v0x1f2fde0_0, 0;
    %load/vec4 v0x1f2fde0_0;
    %assign/vec4 v0x1f2fe80_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f2c270;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f2c810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2cc20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1f2c270;
T_6 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f2c770_0;
    %load/vec4 v0x1f2cc20_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2c810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f2c810_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f2c810_0, 0;
    %load/vec4 v0x1f2cc20_0;
    %assign/vec4 v0x1f2c770_0, 0;
    %load/vec4 v0x1f2cc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2caa0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2c8d0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1f2c810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1f2c810_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x1f2caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2caa0_0, 0;
T_6.6 ;
    %load/vec4 v0x1f2c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2c8d0_0, 0;
T_6.8 ;
    %load/vec4 v0x1f2c990_0;
    %assign/vec4 v0x1f2cb60_0, 0;
    %load/vec4 v0x1f2cb60_0;
    %assign/vec4 v0x1f2cc20_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f30010;
T_7 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f306e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f30510_0;
    %assign/vec4 v0x1f30430_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f307d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1f30430_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1f308c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f30430_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f2cd80;
T_8 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f2d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f2d450_0;
    %load/vec4 v0x1f2d2c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f2d5d0, 0, 4;
T_8.0 ;
    %load/vec4 v0x1f2d2c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f2d5d0, 4;
    %assign/vec4 v0x1f2d4f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1eed0b0;
T_9 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1ed9660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f2bff0_0;
    %assign/vec4 v0x1f2c0e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f2d840;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f2dc40_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f2e1c0_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x1f2d840;
T_11 ;
    %wait E_0x1f2db00;
    %load/vec4 v0x1f2dd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2db80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2e100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1f2e1c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2db80_0, 0;
    %load/vec4 v0x1f2dc40_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2db80_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x1f2dc40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x1f2dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2e100_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
T_11.11 ;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2e100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2ded0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x1f2dc40_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2ded0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x1f2dc40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
T_11.13 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1f2dc40_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2de00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1f2e1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x1f2dc40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1f2dc40_0, 0;
T_11.15 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f2e450;
T_12 ;
    %wait E_0x1ed86e0;
    %load/vec4 v0x1f2e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f2e830_0;
    %assign/vec4 v0x1f2e8d0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f31bc0;
T_13 ;
    %vpi_call 2 72 "$dumpfile", "spimemory.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1f31bc0;
T_14 ;
    %delay 10, 0;
    %load/vec4 v0x1f321d0_0;
    %nor/r;
    %store/vec4 v0x1f321d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f31bc0;
T_15 ;
    %delay 40, 0;
    %load/vec4 v0x1f32800_0;
    %nor/r;
    %store/vec4 v0x1f32800_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f31bc0;
T_16 ;
    %wait E_0x1ed9070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f324e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %delay 10, 0;
    %fork TD_spimemorytestbenchharness.tester.reset_pins, S_0x1f31f00;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f32710_0, 0;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 140 "$display", "Test 1 Failed" {0 0 0};
T_16.0 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 144 "$display", "Test 1 Failed" {0 0 0};
T_16.2 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 148 "$display", "Test 1 Failed" {0 0 0};
T_16.4 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 152 "$display", "Test 1 Failed" {0 0 0};
T_16.6 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 156 "$display", "Test 1 Failed" {0 0 0};
T_16.8 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 160 "$display", "Test 1 Failed" {0 0 0};
T_16.10 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 164 "$display", "Test 1 Failed" {0 0 0};
T_16.12 ;
    %delay 20, 0;
    %load/vec4 v0x1f32670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32440_0, 0, 1;
    %vpi_call 2 168 "$display", "Test 1 Failed" {0 0 0};
T_16.14 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f324e0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f07a30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32a40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f32a40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x1f07a30;
T_18 ;
    %wait E_0x1ef9450;
    %vpi_call 2 49 "$display", "DUT passed?: %b", v0x1f32c40_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./dff.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./fsm.v";
    "./shiftregister.v";
