{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578767238008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578767238008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 19:27:17 2020 " "Processing started: Sat Jan 11 19:27:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578767238008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578767238008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_embedded_system -c UART_embedded_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_embedded_system -c UART_embedded_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578767238009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578767238386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_embedded_system-rtl " "Found design unit 1: UART_embedded_system-rtl" {  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239056 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system " "Found entity 1: UART_embedded_system" {  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239060 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: uart_embedded_system_onchip_memory2_0_s1_translator-rtl" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239065 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator " "Found entity 1: uart_embedded_system_onchip_memory2_0_s1_translator" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl " "Found design unit 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239069 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator " "Found entity 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239073 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller-rtl " "Found design unit 1: uart_embedded_system_rst_controller-rtl" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239077 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller " "Found entity 1: uart_embedded_system_rst_controller" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller_001-rtl " "Found design unit 1: uart_embedded_system_rst_controller_001-rtl" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239081 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller_001 " "Found entity 1: uart_embedded_system_rst_controller_001" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239085 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239088 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_data_master_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_irq_mapper " "Found entity 1: UART_embedded_system_irq_mapper" {  } { { "synthesis/submodules/UART_embedded_system_irq_mapper.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239095 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_mux_001 " "Found entity 1: UART_embedded_system_rsp_xbar_mux_001" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_mux " "Found entity 1: UART_embedded_system_rsp_xbar_mux" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_demux_002 " "Found entity 1: UART_embedded_system_rsp_xbar_demux_002" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_demux_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_mux " "Found entity 1: UART_embedded_system_cmd_xbar_mux" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_demux_001 " "Found entity 1: UART_embedded_system_cmd_xbar_demux_001" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_demux_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_demux " "Found entity 1: UART_embedded_system_cmd_xbar_demux" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_demux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_id_router_002.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_id_router_002.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_id_router_002_default_decode " "Found entity 1: UART_embedded_system_id_router_002_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239134 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_id_router_002 " "Found entity 2: UART_embedded_system_id_router_002" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_id_router.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_id_router.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_id_router_default_decode " "Found entity 1: UART_embedded_system_id_router_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239139 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_id_router " "Found entity 2: UART_embedded_system_id_router" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_addr_router_001_default_decode " "Found entity 1: UART_embedded_system_addr_router_001_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239144 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_addr_router_001 " "Found entity 2: UART_embedded_system_addr_router_001" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_addr_router.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_addr_router.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578767239150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_addr_router_default_decode " "Found entity 1: UART_embedded_system_addr_router_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239151 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_addr_router " "Found entity 2: UART_embedded_system_addr_router" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/uart_embedded_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: UART_embedded_system_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_jtag_uart_0_scfifo_w " "Found entity 2: UART_embedded_system_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_embedded_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: UART_embedded_system_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_embedded_system_jtag_uart_0_scfifo_r " "Found entity 4: UART_embedded_system_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_embedded_system_jtag_uart_0 " "Found entity 5: UART_embedded_system_jtag_uart_0" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239193 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239198 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_onchip_memory2_0 " "Found entity 1: UART_embedded_system_onchip_memory2_0" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: UART_embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: UART_embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: UART_embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: UART_embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "6 UART_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: UART_embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "7 UART_embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: UART_embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "9 UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "10 UART_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: UART_embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "11 UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "12 UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "13 UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "14 UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "15 UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "16 UART_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: UART_embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "17 UART_embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: UART_embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "18 UART_embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: UART_embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "19 UART_embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: UART_embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "20 UART_embedded_system_nios2_qsys_0_nios2_oci " "Found entity 20: UART_embedded_system_nios2_qsys_0_nios2_oci" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""} { "Info" "ISGN_ENTITY_NAME" "21 UART_embedded_system_nios2_qsys_0 " "Found entity 21: UART_embedded_system_nios2_qsys_0" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: UART_embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_test_bench " "Found entity 1: UART_embedded_system_nios2_qsys_0_test_bench" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_test_bench.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239272 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578767239300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578767239300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578767239300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578767239304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_embedded_system " "Elaborating entity \"UART_embedded_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578767239477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0 UART_embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"UART_embedded_system_nios2_qsys_0\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_test_bench UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_test_bench:the_UART_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_test_bench:the_UART_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_test_bench" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_register_bank_a_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_register_bank_a" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239634 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767239634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ai1 " "Found entity 1: altsyncram_2ai1" {  } { { "db/altsyncram_2ai1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_2ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ai1 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ai1:auto_generated " "Elaborating entity \"altsyncram_2ai1\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_register_bank_b_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_register_bank_b" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239768 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767239768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ai1 " "Found entity 1: altsyncram_3ai1" {  } { { "db/altsyncram_3ai1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_3ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767239859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767239859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ai1 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ai1:auto_generated " "Elaborating entity \"altsyncram_3ai1\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_debug UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767239919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239919 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767239919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_ocimem UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767239943 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767239943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6n91 " "Found entity 1: altsyncram_6n91" {  } { { "db/altsyncram_6n91.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_6n91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6n91 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6n91:auto_generated " "Elaborating entity \"altsyncram_6n91\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6n91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_avalon_reg UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_avalon_reg:the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_avalon_reg:the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_break UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_break:the_UART_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_break:the_UART_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_itrace UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_itrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_itrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode:UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode:UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifo UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_oci_test_bench UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_oci_test_bench:the_UART_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_oci_test_bench:the_UART_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_oci_test_bench" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_pib UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_pib:the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_pib:the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_im UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_im:the_UART_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_im:the_UART_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240195 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767240195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_onchip_memory2_0 UART_embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"UART_embedded_system_onchip_memory2_0\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "onchip_memory2_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"UART_embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240216 ""}  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767240216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ce1 " "Found entity 1: altsyncram_0ce1" {  } { { "db/altsyncram_0ce1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_0ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ce1 UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ce1:auto_generated " "Elaborating entity \"altsyncram_0ce1\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "reg32_avalon_interface_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance " "Elaborating entity \"reg32\" for hierarchy \"reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\"" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "reg_instance" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0 UART_embedded_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"UART_embedded_system_jtag_uart_0\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "jtag_uart_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0_scfifo_w UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w " "Elaborating entity \"UART_embedded_system_jtag_uart_0_scfifo_w\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "the_UART_embedded_system_jtag_uart_0_scfifo_w" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "wfifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240420 ""}  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767240420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "E:/altera/Projet/UART_embedded_system/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/altera/Projet/UART_embedded_system/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "E:/altera/Projet/UART_embedded_system/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578767240906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578767240906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0_scfifo_r UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_r:the_UART_embedded_system_jtag_uart_0_scfifo_r " "Elaborating entity \"UART_embedded_system_jtag_uart_0_scfifo_r\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_r:the_UART_embedded_system_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "the_UART_embedded_system_jtag_uart_0_scfifo_r" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767240956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "UART_embedded_system_jtag_uart_0_alt_jtag_atlantic" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767241092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241092 ""}  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578767241092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_instruction_master_translator uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241108 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241152 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241152 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241152 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241152 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241153 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_data_master_translator uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_data_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241181 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241201 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241201 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241201 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241201 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241201 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241211 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241214 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241214 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241214 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241214 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241214 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241215 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_onchip_memory2_0_s1_translator uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"uart_embedded_system_onchip_memory2_0_s1_translator\" for hierarchy \"uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241228 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241228 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241228 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241228 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241229 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241230 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241240 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241243 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241244 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241254 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241257 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241258 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "uart_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241270 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241273 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241274 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241274 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241274 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241274 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241274 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router UART_embedded_system_addr_router:addr_router " "Elaborating entity \"UART_embedded_system_addr_router\" for hierarchy \"UART_embedded_system_addr_router:addr_router\"" {  } { { "synthesis/UART_embedded_system.vhd" "addr_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_default_decode UART_embedded_system_addr_router:addr_router\|UART_embedded_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_addr_router_default_decode\" for hierarchy \"UART_embedded_system_addr_router:addr_router\|UART_embedded_system_addr_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_001 UART_embedded_system_addr_router_001:addr_router_001 " "Elaborating entity \"UART_embedded_system_addr_router_001\" for hierarchy \"UART_embedded_system_addr_router_001:addr_router_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "addr_router_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_001_default_decode UART_embedded_system_addr_router_001:addr_router_001\|UART_embedded_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_addr_router_001_default_decode\" for hierarchy \"UART_embedded_system_addr_router_001:addr_router_001\|UART_embedded_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router UART_embedded_system_id_router:id_router " "Elaborating entity \"UART_embedded_system_id_router\" for hierarchy \"UART_embedded_system_id_router:id_router\"" {  } { { "synthesis/UART_embedded_system.vhd" "id_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_default_decode UART_embedded_system_id_router:id_router\|UART_embedded_system_id_router_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_id_router_default_decode\" for hierarchy \"UART_embedded_system_id_router:id_router\|UART_embedded_system_id_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_002 UART_embedded_system_id_router_002:id_router_002 " "Elaborating entity \"UART_embedded_system_id_router_002\" for hierarchy \"UART_embedded_system_id_router_002:id_router_002\"" {  } { { "synthesis/UART_embedded_system.vhd" "id_router_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_002_default_decode UART_embedded_system_id_router_002:id_router_002\|UART_embedded_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_id_router_002_default_decode\" for hierarchy \"UART_embedded_system_id_router_002:id_router_002\|UART_embedded_system_id_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller uart_embedded_system_rst_controller:rst_controller " "Elaborating entity \"uart_embedded_system_rst_controller\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\"" {  } { { "synthesis/UART_embedded_system.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller_001 uart_embedded_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"uart_embedded_system_rst_controller_001\" for hierarchy \"uart_embedded_system_rst_controller_001:rst_controller_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241448 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req uart_embedded_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at uart_embedded_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578767241449 "|UART_embedded_system|uart_embedded_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_demux UART_embedded_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"UART_embedded_system_cmd_xbar_demux\" for hierarchy \"UART_embedded_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_demux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_demux_001 UART_embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"UART_embedded_system_cmd_xbar_demux_001\" for hierarchy \"UART_embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_demux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_mux UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"UART_embedded_system_cmd_xbar_mux\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_demux_002 UART_embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"UART_embedded_system_rsp_xbar_demux_002\" for hierarchy \"UART_embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_demux_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_mux UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"UART_embedded_system_rsp_xbar_mux\" for hierarchy \"UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_mux_001 UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"UART_embedded_system_rsp_xbar_mux_001\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_mux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_irq_mapper UART_embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"UART_embedded_system_irq_mapper\" for hierarchy \"UART_embedded_system_irq_mapper:irq_mapper\"" {  } { { "synthesis/UART_embedded_system.vhd" "irq_mapper" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578767241536 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1578767245846 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3740 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3167 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4133 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 393 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578767246027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578767246027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767247268 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1578767248405 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578767248500 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578767248500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578767248599 "|UART_embedded_system|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578767248599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767248742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.map.smsg " "Generated suppressed messages file E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578767249440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578767250158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578767250158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2135 " "Implemented 2135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578767250528 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578767250528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1920 " "Implemented 1920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578767250528 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1578767250528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578767250528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578767250629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:27:30 2020 " "Processing ended: Sat Jan 11 19:27:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578767250629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578767250629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578767250629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578767250629 ""}
