{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 14:50:20 2024 " "Info: Processing started: Mon Mar 18 14:50:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tutor3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tutor3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_1Hz " "Info: Destination node clk_div:inst2\|clock_1Hz" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_100Hz " "Info: Destination node clk_div:inst2\|clock_100Hz" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_100hz_reg " "Info: Destination node clk_div:inst2\|clock_100hz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_10Hz_reg " "Info: Destination node clk_div:inst2\|clock_10Hz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_1Khz_reg " "Info: Destination node clk_div:inst2\|clock_1Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_10Khz_reg " "Info: Destination node clk_div:inst2\|clock_10Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_100Khz_reg " "Info: Destination node clk_div:inst2\|clock_100Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_1Mhz_reg " "Info: Destination node clk_div:inst2\|clock_1Mhz_reg" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_6/tutor3.bdf" { { 280 -64 104 296 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1Hz  " "Info: Automatically promoted node clk_div:inst2\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100Hz  " "Info: Automatically promoted node clk_div:inst2\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst10\|pb_debounced  " "Info: Automatically promoted node debounce:inst10\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~0 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~0" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~2 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~2" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1359 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[2\]~4 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[2\]~4" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1361 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[3\]~7 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[3\]~7" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[0\]~0 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[0\]~0" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1370 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[1\]~2 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[1\]~2" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1372 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[2\]~4 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[2\]~4" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1374 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[3\]~6 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[3\]~6" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1376 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~0 " "Info: Destination node LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~0" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~2 " "Info: Destination node LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~2" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1389 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst10|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1211 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100hz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst2\|clock_100Hz " "Info: Destination node clk_div:inst2\|clock_100Hz" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_100Khz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_10Hz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_10Hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_10Khz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1Khz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst2\|clock_1Mhz_reg  " "Info: Automatically promoted node clk_div:inst2\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst2|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|aclr_actual  " "Info: Automatically promoted node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|aclr_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 68 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|aclr_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst9\|pb_debounced  " "Info: Automatically promoted node debounce:inst9\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~1 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~1" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1358 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~3 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~3" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1360 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[2\]~5 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[2\]~5" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[3\]~7 " "Info: Destination node LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[3\]~7" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[0\]~1 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[0\]~1" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1371 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[1\]~3 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[1\]~3" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1373 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[2\]~5 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[2\]~5" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1375 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[3\]~7 " "Info: Destination node LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|safe_q\[3\]~7" {  } { { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|safe_q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1377 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~1 " "Info: Destination node LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[0\]~1" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1388 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~3 " "Info: Destination node LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|safe_q\[1\]~3" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 83 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|safe_q[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1390 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst9|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Proyecto_Megafunciones/Practica_Tarea_6/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.137 ns register register " "Info: Estimated most critical path is register to register delay of 16.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|safe_q\[0\] 1 REG LAB_X50_Y11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y11; Fanout = 10; REG Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 71 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X50_Y11 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X50_Y11; Fanout = 2; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X50_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X50_Y11; Fanout = 2; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X50_Y11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X50_Y11; Fanout = 2; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X50_Y11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X50_Y11; Fanout = 1; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.492 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita3~0 6 COMB LAB_X50_Y11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.492 ns; Loc. = LAB_X50_Y11; Fanout = 1; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.057 ns lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|cout_actual 7 COMB LAB_X50_Y11 6 " "Info: 7: + IC(0.127 ns) + CELL(0.438 ns) = 2.057 ns; Loc. = LAB_X50_Y11; Fanout = 6; COMB Node = 'lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_r8j:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~0 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_r8j.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_r8j.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.414 ns) 3.068 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita0~1 8 COMB LAB_X51_Y11 2 " "Info: 8: + IC(0.597 ns) + CELL(0.414 ns) = 3.068 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|cout_actual LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~1 } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.139 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita0~COUT 9 COMB LAB_X51_Y11 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.139 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~1 LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.210 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita1~COUT 10 COMB LAB_X51_Y11 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.210 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.281 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita2~COUT 11 COMB LAB_X51_Y11 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.281 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita1~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.352 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita3~COUT 12 COMB LAB_X51_Y11 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.352 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita2~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.762 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita3~0 13 COMB LAB_X51_Y11 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.762 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 4.518 ns LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|cout_actual 14 COMB LAB_X50_Y11 6 " "Info: 14: + IC(0.318 ns) + CELL(0.438 ns) = 4.518 ns; Loc. = LAB_X50_Y11; Fanout = 6; COMB Node = 'LPM_COUNTER1:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_uti:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~0 LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_uti.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.414 ns) 5.800 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2 15 COMB LAB_X54_Y11 2 " "Info: 15: + IC(0.868 ns) + CELL(0.414 ns) = 5.800 ns; Loc. = LAB_X54_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|cout_actual LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.871 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT 16 COMB LAB_X54_Y11 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.871 ns; Loc. = LAB_X54_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.942 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT 17 COMB LAB_X54_Y11 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.942 ns; Loc. = LAB_X54_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.013 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT 18 COMB LAB_X54_Y11 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.013 ns; Loc. = LAB_X54_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.084 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT 19 COMB LAB_X54_Y11 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.084 ns; Loc. = LAB_X54_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.494 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1 20 COMB LAB_X54_Y11 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 6.494 ns; Loc. = LAB_X54_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 7.059 ns LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual 21 COMB LAB_X54_Y11 6 " "Info: 21: + IC(0.127 ns) + CELL(0.438 ns) = 7.059 ns; Loc. = LAB_X54_Y11; Fanout = 6; COMB Node = 'LPM_COUNTER2:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 8.061 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita0~2 22 COMB LAB_X53_Y11 2 " "Info: 22: + IC(0.588 ns) + CELL(0.414 ns) = 8.061 ns; Loc. = LAB_X53_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~2 } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.132 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita0~COUT 23 COMB LAB_X53_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.132 ns; Loc. = LAB_X53_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~2 LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.203 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita1~COUT 24 COMB LAB_X53_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.203 ns; Loc. = LAB_X53_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.274 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita2~COUT 25 COMB LAB_X53_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.274 ns; Loc. = LAB_X53_Y11; Fanout = 2; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.345 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita3~COUT 26 COMB LAB_X53_Y11 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.345 ns; Loc. = LAB_X53_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.755 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita3~1 27 COMB LAB_X53_Y11 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 8.755 ns; Loc. = LAB_X53_Y11; Fanout = 1; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 9.320 ns LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|cout_actual 28 COMB LAB_X53_Y11 6 " "Info: 28: + IC(0.127 ns) + CELL(0.438 ns) = 9.320 ns; Loc. = LAB_X53_Y11; Fanout = 6; COMB Node = 'LPM_COUNTER3:inst12\|lpm_counter:lpm_counter_component\|cntr_psj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~1 LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_psj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_psj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.414 ns) 11.711 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2 29 COMB LAB_X25_Y17 2 " "Info: 29: + IC(1.977 ns) + CELL(0.414 ns) = 11.711 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|cout_actual LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.782 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT 30 COMB LAB_X25_Y17 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 11.782 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.853 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT 31 COMB LAB_X25_Y17 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 11.853 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.924 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT 32 COMB LAB_X25_Y17 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.924 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.995 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT 33 COMB LAB_X25_Y17 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 11.995 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.405 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1 34 COMB LAB_X25_Y17 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 12.405 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 13.161 ns LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual 35 COMB LAB_X24_Y17 6 " "Info: 35: + IC(0.318 ns) + CELL(0.438 ns) = 13.161 ns; Loc. = LAB_X24_Y17; Fanout = 6; COMB Node = 'LPM_COUNTER2:inst19\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 13.972 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2 36 COMB LAB_X24_Y17 2 " "Info: 36: + IC(0.397 ns) + CELL(0.414 ns) = 13.972 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.043 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT 37 COMB LAB_X24_Y17 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 14.043 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.114 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT 38 COMB LAB_X24_Y17 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 14.114 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.185 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT 39 COMB LAB_X24_Y17 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 14.185 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.256 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT 40 COMB LAB_X24_Y17 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 14.256 ns; Loc. = LAB_X24_Y17; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.666 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1 41 COMB LAB_X24_Y17 1 " "Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 14.666 ns; Loc. = LAB_X24_Y17; Fanout = 1; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 15.231 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual 42 COMB LAB_X24_Y17 4 " "Info: 42: + IC(0.127 ns) + CELL(0.438 ns) = 15.231 ns; Loc. = LAB_X24_Y17; Fanout = 4; COMB Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.659 ns) 16.137 ns LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|pre_hazard\[0\] 43 REG LAB_X24_Y17 3 " "Info: 43: + IC(0.247 ns) + CELL(0.659 ns) = 16.137 ns; Loc. = LAB_X24_Y17; Fanout = 3; REG Node = 'LPM_COUNTER2:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_4uj:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_6/db/cntr_4uj.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.864 ns ( 61.13 % ) " "Info: Total cell delay = 9.864 ns ( 61.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.273 ns ( 38.87 % ) " "Info: Total interconnect delay = 6.273 ns ( 38.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.137 ns" { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|counter_comb_bita3~0 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|cout_actual LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~1 LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita0~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita1~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita2~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~COUT LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|counter_comb_bita3~0 LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|cout_actual LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~2 LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|counter_comb_bita3~1 LPM_COUNTER3:inst12|lpm_counter:lpm_counter_component|cntr_psj:auto_generated|cout_actual LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~2 LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|counter_comb_bita3~1 LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|cout_actual LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUS 0 " "Info: Pin \"AUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS 0 " "Info: Pin \"BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CUS 0 " "Info: Pin \"CUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DUS 0 " "Info: Pin \"DUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EUS 0 " "Info: Pin \"EUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUS 0 " "Info: Pin \"FUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GUS 0 " "Info: Pin \"GUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADS 0 " "Info: Pin \"ADS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BDS 0 " "Info: Pin \"BDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CDS 0 " "Info: Pin \"CDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDS 0 " "Info: Pin \"DDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EDS 0 " "Info: Pin \"EDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FDS 0 " "Info: Pin \"FDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GDS 0 " "Info: Pin \"GDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUM 0 " "Info: Pin \"AUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUM 0 " "Info: Pin \"BUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CUM 0 " "Info: Pin \"CUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DUM 0 " "Info: Pin \"DUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EUM 0 " "Info: Pin \"EUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADM 0 " "Info: Pin \"ADM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BDM 0 " "Info: Pin \"BDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CDM 0 " "Info: Pin \"CDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDM 0 " "Info: Pin \"DDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EDM 0 " "Info: Pin \"EDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FDM 0 " "Info: Pin \"FDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GDM 0 " "Info: Pin \"GDM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUM 0 " "Info: Pin \"FUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GUM 0 " "Info: Pin \"GUM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUH 0 " "Info: Pin \"AUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUH 0 " "Info: Pin \"BUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CUH 0 " "Info: Pin \"CUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DUH 0 " "Info: Pin \"DUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EUH 0 " "Info: Pin \"EUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUH 0 " "Info: Pin \"FUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GUH 0 " "Info: Pin \"GUH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADH 0 " "Info: Pin \"ADH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BDH 0 " "Info: Pin \"BDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CDH 0 " "Info: Pin \"CDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDH 0 " "Info: Pin \"DDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EDH 0 " "Info: Pin \"EDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FDH 0 " "Info: Pin \"FDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GDH 0 " "Info: Pin \"GDH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 14:50:32 2024 " "Info: Processing ended: Mon Mar 18 14:50:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
