// Seed: 1752386821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_9;
  wire id_10;
  assign id_9 = 1'd0;
  always @(id_5 or negedge id_5) begin
    id_1 = 1'b0;
  end
  assign id_1 = 1;
endmodule
module module_1;
  tri0 id_1, id_2;
  tri1 id_3;
  id_4 :
  assert property (@(posedge ~id_4) 1)
  else
    $display(
        1'b0,
        1'd0,
        1'h0,
        1'd0 ** 1,
        1,
        1'b0,
        id_1,
        !id_4,
        id_3,
        1'h0,
        1'h0,
        1,
        1,
        1 == 1,
        id_1(),
        1'b0
    );
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2
  );
endmodule
