

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Fri Aug  9 20:49:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2_u50
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.654|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10201|  10201|  10201|  10201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  10200|  10200|       204|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    200|    200|        26|         25|          1|     8|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 25, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 29 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 3 
29 --> 30 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 32 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 35 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2466) nounwind" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2466)" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 39 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0 to i15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 40 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 41 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_1.cpp:23]   --->   Operation 42 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %trunc_ln708_s, %FLAT_LOOP ]" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 43 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %add_ln13_48, %FLAT_LOOP ]" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 44 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 45 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_0, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %FLAT_LOOP" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %j_0_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 48 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %j_0_0 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 49 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117)   --->   "%mul_ln1117 = mul i15 %zext_ln1117, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 50 'mul' 'mul_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117 = add i15 %mul_ln1117, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 51 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 52 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 53 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 54 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 55 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 56 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln13 = or i9 %j_0_0, 1" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 57 'or' 'or_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %or_ln13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 58 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %or_ln13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 59 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_1)   --->   "%mul_ln1117_1 = mul i15 %zext_ln1117_2, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 60 'mul' 'mul_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_1 = add i15 %mul_ln1117_1, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 61 'add' 'add_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i15 %add_ln1117_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 62 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_1 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 63 'getelementptr' 'dense_1_weights_V_ad_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%flat_array_V_addr_1 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 64 'getelementptr' 'flat_array_V_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (3.25ns)   --->   "%flat_array_V_load_1 = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 65 'load' 'flat_array_V_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 66 'load' 'dense_1_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %j_0_0, 2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 67 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i9 %add_ln13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 68 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_2)   --->   "%mul_ln1117_2 = mul i15 %zext_ln1117_4, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 69 'mul' 'mul_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_2 = add i15 %mul_ln1117_2, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 70 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 %j_0_0, 3" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 71 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %add_ln13_1 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 72 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_3)   --->   "%mul_ln1117_3 = mul i15 %zext_ln1117_6, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 73 'mul' 'mul_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_3 = add i15 %mul_ln1117_3, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 74 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln13_2 = add i9 %j_0_0, 4" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 75 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %add_ln13_2 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 76 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_4)   --->   "%mul_ln1117_4 = mul i15 %zext_ln1117_8, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 77 'mul' 'mul_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_4 = add i15 %mul_ln1117_4, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 78 'add' 'add_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i9 %j_0_0, 5" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 79 'add' 'add_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i9 %add_ln13_3 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 80 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_5)   --->   "%mul_ln1117_5 = mul i15 %zext_ln1117_10, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 81 'mul' 'mul_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_5 = add i15 %mul_ln1117_5, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 82 'add' 'add_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln13_4 = add i9 %j_0_0, 6" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 83 'add' 'add_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i9 %add_ln13_4 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 84 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_6)   --->   "%mul_ln1117_6 = mul i15 %zext_ln1117_12, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 85 'mul' 'mul_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_6 = add i15 %mul_ln1117_6, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 86 'add' 'add_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln13_5 = add i9 %j_0_0, 7" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 87 'add' 'add_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i9 %add_ln13_5 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 88 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_7)   --->   "%mul_ln1117_7 = mul i15 %zext_ln1117_14, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 89 'mul' 'mul_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_7 = add i15 %mul_ln1117_7, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 90 'add' 'add_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln13_6 = add i9 %j_0_0, 8" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 91 'add' 'add_ln13_6' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i9 %add_ln13_6 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 92 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_8)   --->   "%mul_ln1117_8 = mul i15 %zext_ln1117_16, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 93 'mul' 'mul_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_8 = add i15 %mul_ln1117_8, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 94 'add' 'add_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (1.82ns)   --->   "%add_ln13_7 = add i9 %j_0_0, 9" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 95 'add' 'add_ln13_7' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i9 %add_ln13_7 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 96 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_9)   --->   "%mul_ln1117_9 = mul i15 %zext_ln1117_18, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 97 'mul' 'mul_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_9 = add i15 %mul_ln1117_9, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 98 'add' 'add_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln13_8 = add i9 %j_0_0, 10" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 99 'add' 'add_ln13_8' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i9 %add_ln13_8 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 100 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_10)   --->   "%mul_ln1117_10 = mul i15 %zext_ln1117_20, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 101 'mul' 'mul_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_10 = add i15 %mul_ln1117_10, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 102 'add' 'add_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln13_9 = add i9 %j_0_0, 11" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 103 'add' 'add_ln13_9' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i9 %add_ln13_9 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 104 'zext' 'zext_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_11)   --->   "%mul_ln1117_11 = mul i15 %zext_ln1117_22, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 105 'mul' 'mul_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_11 = add i15 %mul_ln1117_11, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 106 'add' 'add_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln13_10 = add i9 %j_0_0, 12" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 107 'add' 'add_ln13_10' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1117_24 = zext i9 %add_ln13_10 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 108 'zext' 'zext_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_12)   --->   "%mul_ln1117_12 = mul i15 %zext_ln1117_24, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 109 'mul' 'mul_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_12 = add i15 %mul_ln1117_12, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 110 'add' 'add_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (1.82ns)   --->   "%add_ln13_11 = add i9 %j_0_0, 13" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 111 'add' 'add_ln13_11' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1117_26 = zext i9 %add_ln13_11 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 112 'zext' 'zext_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_13)   --->   "%mul_ln1117_13 = mul i15 %zext_ln1117_26, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 113 'mul' 'mul_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_13 = add i15 %mul_ln1117_13, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 114 'add' 'add_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln13_12 = add i9 %j_0_0, 14" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 115 'add' 'add_ln13_12' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1117_28 = zext i9 %add_ln13_12 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 116 'zext' 'zext_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_14)   --->   "%mul_ln1117_14 = mul i15 %zext_ln1117_28, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 117 'mul' 'mul_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_14 = add i15 %mul_ln1117_14, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 118 'add' 'add_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln13_13 = add i9 %j_0_0, 15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 119 'add' 'add_ln13_13' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1117_30 = zext i9 %add_ln13_13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 120 'zext' 'zext_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_15)   --->   "%mul_ln1117_15 = mul i15 %zext_ln1117_30, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 121 'mul' 'mul_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_15 = add i15 %mul_ln1117_15, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 122 'add' 'add_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln13_14 = add i9 %j_0_0, 16" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 123 'add' 'add_ln13_14' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1117_32 = zext i9 %add_ln13_14 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 124 'zext' 'zext_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_16)   --->   "%mul_ln1117_16 = mul i15 %zext_ln1117_32, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 125 'mul' 'mul_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_16 = add i15 %mul_ln1117_16, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 126 'add' 'add_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln13_15 = add i9 %j_0_0, 17" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 127 'add' 'add_ln13_15' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1117_34 = zext i9 %add_ln13_15 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 128 'zext' 'zext_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_17)   --->   "%mul_ln1117_17 = mul i15 %zext_ln1117_34, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 129 'mul' 'mul_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_17 = add i15 %mul_ln1117_17, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 130 'add' 'add_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln13_16 = add i9 %j_0_0, 18" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 131 'add' 'add_ln13_16' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1117_36 = zext i9 %add_ln13_16 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 132 'zext' 'zext_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_18)   --->   "%mul_ln1117_18 = mul i15 %zext_ln1117_36, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 133 'mul' 'mul_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_18 = add i15 %mul_ln1117_18, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 134 'add' 'add_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln13_17 = add i9 %j_0_0, 19" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 135 'add' 'add_ln13_17' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1117_38 = zext i9 %add_ln13_17 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 136 'zext' 'zext_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_19)   --->   "%mul_ln1117_19 = mul i15 %zext_ln1117_38, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 137 'mul' 'mul_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_19 = add i15 %mul_ln1117_19, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 138 'add' 'add_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (1.82ns)   --->   "%add_ln13_18 = add i9 %j_0_0, 20" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 139 'add' 'add_ln13_18' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1117_40 = zext i9 %add_ln13_18 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 140 'zext' 'zext_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_20)   --->   "%mul_ln1117_20 = mul i15 %zext_ln1117_40, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 141 'mul' 'mul_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_20 = add i15 %mul_ln1117_20, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 142 'add' 'add_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln13_19 = add i9 %j_0_0, 21" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 143 'add' 'add_ln13_19' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1117_42 = zext i9 %add_ln13_19 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 144 'zext' 'zext_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_21)   --->   "%mul_ln1117_21 = mul i15 %zext_ln1117_42, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 145 'mul' 'mul_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_21 = add i15 %mul_ln1117_21, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 146 'add' 'add_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (1.82ns)   --->   "%add_ln13_20 = add i9 %j_0_0, 22" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 147 'add' 'add_ln13_20' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1117_44 = zext i9 %add_ln13_20 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 148 'zext' 'zext_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_22)   --->   "%mul_ln1117_22 = mul i15 %zext_ln1117_44, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 149 'mul' 'mul_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_22 = add i15 %mul_ln1117_22, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 150 'add' 'add_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (1.82ns)   --->   "%add_ln13_21 = add i9 %j_0_0, 23" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 151 'add' 'add_ln13_21' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1117_46 = zext i9 %add_ln13_21 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 152 'zext' 'zext_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_23)   --->   "%mul_ln1117_23 = mul i15 %zext_ln1117_46, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 153 'mul' 'mul_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_23 = add i15 %mul_ln1117_23, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 154 'add' 'add_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln13_22 = add i9 %j_0_0, 24" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 155 'add' 'add_ln13_22' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1117_48 = zext i9 %add_ln13_22 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 156 'zext' 'zext_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_24)   --->   "%mul_ln1117_24 = mul i15 %zext_ln1117_48, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 157 'mul' 'mul_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_24 = add i15 %mul_ln1117_24, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 158 'add' 'add_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln13_23 = add i9 %j_0_0, 25" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 159 'add' 'add_ln13_23' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1117_50 = zext i9 %add_ln13_23 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 160 'zext' 'zext_ln1117_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_25)   --->   "%mul_ln1117_25 = mul i15 %zext_ln1117_50, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 161 'mul' 'mul_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_25 = add i15 %mul_ln1117_25, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 162 'add' 'add_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (1.82ns)   --->   "%add_ln13_24 = add i9 %j_0_0, 26" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 163 'add' 'add_ln13_24' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1117_52 = zext i9 %add_ln13_24 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 164 'zext' 'zext_ln1117_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_26)   --->   "%mul_ln1117_26 = mul i15 %zext_ln1117_52, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 165 'mul' 'mul_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_26 = add i15 %mul_ln1117_26, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 166 'add' 'add_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 167 [1/1] (1.82ns)   --->   "%add_ln13_25 = add i9 %j_0_0, 27" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 167 'add' 'add_ln13_25' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1117_54 = zext i9 %add_ln13_25 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 168 'zext' 'zext_ln1117_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_27)   --->   "%mul_ln1117_27 = mul i15 %zext_ln1117_54, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 169 'mul' 'mul_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_27 = add i15 %mul_ln1117_27, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 170 'add' 'add_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/1] (1.82ns)   --->   "%add_ln13_26 = add i9 %j_0_0, 28" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 171 'add' 'add_ln13_26' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1117_56 = zext i9 %add_ln13_26 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 172 'zext' 'zext_ln1117_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_28)   --->   "%mul_ln1117_28 = mul i15 %zext_ln1117_56, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 173 'mul' 'mul_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_28 = add i15 %mul_ln1117_28, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 174 'add' 'add_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (1.82ns)   --->   "%add_ln13_27 = add i9 %j_0_0, 29" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 175 'add' 'add_ln13_27' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1117_58 = zext i9 %add_ln13_27 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 176 'zext' 'zext_ln1117_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_29)   --->   "%mul_ln1117_29 = mul i15 %zext_ln1117_58, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 177 'mul' 'mul_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_29 = add i15 %mul_ln1117_29, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 178 'add' 'add_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (1.82ns)   --->   "%add_ln13_28 = add i9 %j_0_0, 30" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 179 'add' 'add_ln13_28' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1117_60 = zext i9 %add_ln13_28 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 180 'zext' 'zext_ln1117_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_30)   --->   "%mul_ln1117_30 = mul i15 %zext_ln1117_60, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 181 'mul' 'mul_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_30 = add i15 %mul_ln1117_30, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 182 'add' 'add_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [1/1] (1.82ns)   --->   "%add_ln13_29 = add i9 %j_0_0, 31" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 183 'add' 'add_ln13_29' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1117_62 = zext i9 %add_ln13_29 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 184 'zext' 'zext_ln1117_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_31)   --->   "%mul_ln1117_31 = mul i15 %zext_ln1117_62, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 185 'mul' 'mul_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_31 = add i15 %mul_ln1117_31, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 186 'add' 'add_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (1.82ns)   --->   "%add_ln13_30 = add i9 %j_0_0, 32" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 187 'add' 'add_ln13_30' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1117_64 = zext i9 %add_ln13_30 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 188 'zext' 'zext_ln1117_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_32)   --->   "%mul_ln1117_32 = mul i15 %zext_ln1117_64, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 189 'mul' 'mul_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_32 = add i15 %mul_ln1117_32, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 190 'add' 'add_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (1.82ns)   --->   "%add_ln13_31 = add i9 %j_0_0, 33" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 191 'add' 'add_ln13_31' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1117_66 = zext i9 %add_ln13_31 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 192 'zext' 'zext_ln1117_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_33)   --->   "%mul_ln1117_33 = mul i15 %zext_ln1117_66, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 193 'mul' 'mul_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_33 = add i15 %mul_ln1117_33, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 194 'add' 'add_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (1.82ns)   --->   "%add_ln13_32 = add i9 %j_0_0, 34" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 195 'add' 'add_ln13_32' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1117_68 = zext i9 %add_ln13_32 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 196 'zext' 'zext_ln1117_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_34)   --->   "%mul_ln1117_34 = mul i15 %zext_ln1117_68, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 197 'mul' 'mul_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_34 = add i15 %mul_ln1117_34, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 198 'add' 'add_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (1.82ns)   --->   "%add_ln13_33 = add i9 %j_0_0, 35" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 199 'add' 'add_ln13_33' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1117_70 = zext i9 %add_ln13_33 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 200 'zext' 'zext_ln1117_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_35)   --->   "%mul_ln1117_35 = mul i15 %zext_ln1117_70, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 201 'mul' 'mul_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_35 = add i15 %mul_ln1117_35, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 202 'add' 'add_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (1.82ns)   --->   "%add_ln13_34 = add i9 %j_0_0, 36" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 203 'add' 'add_ln13_34' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1117_72 = zext i9 %add_ln13_34 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 204 'zext' 'zext_ln1117_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_36)   --->   "%mul_ln1117_36 = mul i15 %zext_ln1117_72, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 205 'mul' 'mul_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_36 = add i15 %mul_ln1117_36, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 206 'add' 'add_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (1.82ns)   --->   "%add_ln13_35 = add i9 %j_0_0, 37" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 207 'add' 'add_ln13_35' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1117_74 = zext i9 %add_ln13_35 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 208 'zext' 'zext_ln1117_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_37)   --->   "%mul_ln1117_37 = mul i15 %zext_ln1117_74, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 209 'mul' 'mul_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_37 = add i15 %mul_ln1117_37, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 210 'add' 'add_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (1.82ns)   --->   "%add_ln13_36 = add i9 %j_0_0, 38" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 211 'add' 'add_ln13_36' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1117_76 = zext i9 %add_ln13_36 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 212 'zext' 'zext_ln1117_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_38)   --->   "%mul_ln1117_38 = mul i15 %zext_ln1117_76, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 213 'mul' 'mul_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_38 = add i15 %mul_ln1117_38, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 214 'add' 'add_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (1.82ns)   --->   "%add_ln13_37 = add i9 %j_0_0, 39" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 215 'add' 'add_ln13_37' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1117_78 = zext i9 %add_ln13_37 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 216 'zext' 'zext_ln1117_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_39)   --->   "%mul_ln1117_39 = mul i15 %zext_ln1117_78, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 217 'mul' 'mul_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_39 = add i15 %mul_ln1117_39, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 218 'add' 'add_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (1.82ns)   --->   "%add_ln13_38 = add i9 %j_0_0, 40" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 219 'add' 'add_ln13_38' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1117_80 = zext i9 %add_ln13_38 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 220 'zext' 'zext_ln1117_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_40)   --->   "%mul_ln1117_40 = mul i15 %zext_ln1117_80, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 221 'mul' 'mul_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_40 = add i15 %mul_ln1117_40, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 222 'add' 'add_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 223 [1/1] (1.82ns)   --->   "%add_ln13_39 = add i9 %j_0_0, 41" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 223 'add' 'add_ln13_39' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1117_82 = zext i9 %add_ln13_39 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 224 'zext' 'zext_ln1117_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_41)   --->   "%mul_ln1117_41 = mul i15 %zext_ln1117_82, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 225 'mul' 'mul_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_41 = add i15 %mul_ln1117_41, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 226 'add' 'add_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (1.82ns)   --->   "%add_ln13_40 = add i9 %j_0_0, 42" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 227 'add' 'add_ln13_40' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1117_84 = zext i9 %add_ln13_40 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 228 'zext' 'zext_ln1117_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_42)   --->   "%mul_ln1117_42 = mul i15 %zext_ln1117_84, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 229 'mul' 'mul_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_42 = add i15 %mul_ln1117_42, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 230 'add' 'add_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 231 [1/1] (1.82ns)   --->   "%add_ln13_41 = add i9 %j_0_0, 43" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 231 'add' 'add_ln13_41' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1117_86 = zext i9 %add_ln13_41 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 232 'zext' 'zext_ln1117_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_43)   --->   "%mul_ln1117_43 = mul i15 %zext_ln1117_86, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 233 'mul' 'mul_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_43 = add i15 %mul_ln1117_43, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 234 'add' 'add_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 235 [1/1] (1.82ns)   --->   "%add_ln13_42 = add i9 %j_0_0, 44" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 235 'add' 'add_ln13_42' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1117_88 = zext i9 %add_ln13_42 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 236 'zext' 'zext_ln1117_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_44)   --->   "%mul_ln1117_44 = mul i15 %zext_ln1117_88, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 237 'mul' 'mul_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_44 = add i15 %mul_ln1117_44, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 238 'add' 'add_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (1.82ns)   --->   "%add_ln13_43 = add i9 %j_0_0, 45" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 239 'add' 'add_ln13_43' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1117_90 = zext i9 %add_ln13_43 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 240 'zext' 'zext_ln1117_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_45)   --->   "%mul_ln1117_45 = mul i15 %zext_ln1117_90, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 241 'mul' 'mul_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_45 = add i15 %mul_ln1117_45, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 242 'add' 'add_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 243 [1/1] (1.82ns)   --->   "%add_ln13_44 = add i9 %j_0_0, 46" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 243 'add' 'add_ln13_44' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1117_92 = zext i9 %add_ln13_44 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 244 'zext' 'zext_ln1117_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_46)   --->   "%mul_ln1117_46 = mul i15 %zext_ln1117_92, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 245 'mul' 'mul_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 246 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_46 = add i15 %mul_ln1117_46, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 246 'add' 'add_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 247 [1/1] (1.82ns)   --->   "%add_ln13_45 = add i9 %j_0_0, 47" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 247 'add' 'add_ln13_45' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1117_94 = zext i9 %add_ln13_45 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 248 'zext' 'zext_ln1117_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_47)   --->   "%mul_ln1117_47 = mul i15 %zext_ln1117_94, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 249 'mul' 'mul_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 250 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_47 = add i15 %mul_ln1117_47, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 250 'add' 'add_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (1.82ns)   --->   "%add_ln13_46 = add i9 %j_0_0, 48" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 251 'add' 'add_ln13_46' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1117_96 = zext i9 %add_ln13_46 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 252 'zext' 'zext_ln1117_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_48)   --->   "%mul_ln1117_48 = mul i15 %zext_ln1117_96, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 253 'mul' 'mul_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 254 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_48 = add i15 %mul_ln1117_48, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 254 'add' 'add_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 255 [1/1] (1.82ns)   --->   "%add_ln13_47 = add i9 %j_0_0, 49" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 255 'add' 'add_ln13_47' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln1117_98 = zext i9 %add_ln13_47 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 256 'zext' 'zext_ln1117_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_49)   --->   "%mul_ln1117_49 = mul i15 %zext_ln1117_98, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 257 'mul' 'mul_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_49 = add i15 %mul_ln1117_49, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 258 'add' 'add_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 12.6>
ST_4 : Operation 259 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 259 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_V_load to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 260 'sext' 'sext_ln1192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 261 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 261 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 262 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 263 'mul' 'mul_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_0, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 264 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %mul_ln1192, %shl_ln" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 265 'add' 'add_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 266 [1/2] (3.25ns)   --->   "%flat_array_V_load_1 = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 266 'load' 'flat_array_V_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i14 %flat_array_V_load_1 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 267 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 268 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 268 'load' 'dense_1_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %dense_1_weights_V_lo_1 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 269 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_3, %sext_ln1192_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 270 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 271 'partselect' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_s, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 272 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i22 %mul_ln1192_1, %shl_ln728_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 273 'add' 'add_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %add_ln13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 274 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i15 %add_ln1117_2 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 275 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_2 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 276 'getelementptr' 'dense_1_weights_V_ad_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%flat_array_V_addr_2 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 277 'getelementptr' 'flat_array_V_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 278 [2/2] (3.25ns)   --->   "%flat_array_V_load_2 = load i14* %flat_array_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 278 'load' 'flat_array_V_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 279 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 279 'load' 'dense_1_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 280 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i9 %add_ln13_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 281 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i15 %add_ln1117_3 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 282 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_3 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 283 'getelementptr' 'dense_1_weights_V_ad_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%flat_array_V_addr_3 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 284 'getelementptr' 'flat_array_V_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 285 [2/2] (3.25ns)   --->   "%flat_array_V_load_3 = load i14* %flat_array_V_addr_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 285 'load' 'flat_array_V_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 286 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 286 'load' 'dense_1_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 5 <SV = 4> <Delay = 12.6>
ST_5 : Operation 287 [1/2] (3.25ns)   --->   "%flat_array_V_load_2 = load i14* %flat_array_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 287 'load' 'flat_array_V_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %flat_array_V_load_2 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 288 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 289 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 289 'load' 'dense_1_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i9 %dense_1_weights_V_lo_2 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 290 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i22 %sext_ln1192_5, %sext_ln1192_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 291 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_1, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 292 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i22 %mul_ln1192_2, %shl_ln728_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 293 'add' 'add_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/2] (3.25ns)   --->   "%flat_array_V_load_3 = load i14* %flat_array_V_addr_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 294 'load' 'flat_array_V_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i14 %flat_array_V_load_3 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 295 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 296 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 296 'load' 'dense_1_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i9 %dense_1_weights_V_lo_3 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 297 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i22 %sext_ln1192_7, %sext_ln1192_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 298 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 299 'partselect' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_2, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 300 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i22 %mul_ln1192_3, %shl_ln728_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 301 'add' 'add_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %add_ln13_2 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 302 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i15 %add_ln1117_4 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 303 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_4 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 304 'getelementptr' 'dense_1_weights_V_ad_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%flat_array_V_addr_4 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 305 'getelementptr' 'flat_array_V_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 306 [2/2] (3.25ns)   --->   "%flat_array_V_load_4 = load i14* %flat_array_V_addr_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 306 'load' 'flat_array_V_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 307 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 307 'load' 'dense_1_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 308 'partselect' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %add_ln13_3 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 309 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i15 %add_ln1117_5 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 310 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_5 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 311 'getelementptr' 'dense_1_weights_V_ad_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%flat_array_V_addr_5 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 312 'getelementptr' 'flat_array_V_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 313 [2/2] (3.25ns)   --->   "%flat_array_V_load_5 = load i14* %flat_array_V_addr_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 313 'load' 'flat_array_V_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 314 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 314 'load' 'dense_1_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 12.6>
ST_6 : Operation 315 [1/2] (3.25ns)   --->   "%flat_array_V_load_4 = load i14* %flat_array_V_addr_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 315 'load' 'flat_array_V_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i14 %flat_array_V_load_4 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 316 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 317 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 317 'load' 'dense_1_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i9 %dense_1_weights_V_lo_4 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 318 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_4 = mul i22 %sext_ln1192_9, %sext_ln1192_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 319 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_3, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 320 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_4, %shl_ln728_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 321 'add' 'add_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 322 [1/2] (3.25ns)   --->   "%flat_array_V_load_5 = load i14* %flat_array_V_addr_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 322 'load' 'flat_array_V_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i14 %flat_array_V_load_5 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 323 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 324 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 324 'load' 'dense_1_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i9 %dense_1_weights_V_lo_5 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 325 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_11, %sext_ln1192_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 326 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 327 'partselect' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_4, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 328 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i22 %mul_ln1192_5, %shl_ln728_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 329 'add' 'add_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %add_ln13_4 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 330 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i15 %add_ln1117_6 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 331 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_6 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 332 'getelementptr' 'dense_1_weights_V_ad_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%flat_array_V_addr_6 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 333 'getelementptr' 'flat_array_V_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 334 [2/2] (3.25ns)   --->   "%flat_array_V_load_6 = load i14* %flat_array_V_addr_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 334 'load' 'flat_array_V_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 335 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 335 'load' 'dense_1_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 336 'partselect' 'tmp_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %add_ln13_5 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 337 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i15 %add_ln1117_7 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 338 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_7 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 339 'getelementptr' 'dense_1_weights_V_ad_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%flat_array_V_addr_7 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 340 'getelementptr' 'flat_array_V_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 341 [2/2] (3.25ns)   --->   "%flat_array_V_load_7 = load i14* %flat_array_V_addr_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 341 'load' 'flat_array_V_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 342 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 342 'load' 'dense_1_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 7 <SV = 6> <Delay = 12.6>
ST_7 : Operation 343 [1/2] (3.25ns)   --->   "%flat_array_V_load_6 = load i14* %flat_array_V_addr_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 343 'load' 'flat_array_V_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i14 %flat_array_V_load_6 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 344 'sext' 'sext_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 345 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 345 'load' 'dense_1_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i9 %dense_1_weights_V_lo_6 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 346 'sext' 'sext_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1192_6 = mul i22 %sext_ln1192_13, %sext_ln1192_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 347 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_5, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 348 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i22 %mul_ln1192_6, %shl_ln728_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 349 'add' 'add_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 350 [1/2] (3.25ns)   --->   "%flat_array_V_load_7 = load i14* %flat_array_V_addr_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 350 'load' 'flat_array_V_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i14 %flat_array_V_load_7 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 351 'sext' 'sext_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 352 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 352 'load' 'dense_1_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i9 %dense_1_weights_V_lo_7 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 353 'sext' 'sext_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1192_7 = mul i22 %sext_ln1192_15, %sext_ln1192_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 354 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 355 'partselect' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_7, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 356 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i22 %mul_ln1192_7, %shl_ln728_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 357 'add' 'add_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i9 %add_ln13_6 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 358 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i15 %add_ln1117_8 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 359 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_8 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 360 'getelementptr' 'dense_1_weights_V_ad_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%flat_array_V_addr_8 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 361 'getelementptr' 'flat_array_V_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 362 [2/2] (3.25ns)   --->   "%flat_array_V_load_8 = load i14* %flat_array_V_addr_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 362 'load' 'flat_array_V_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 363 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 363 'load' 'dense_1_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 364 'partselect' 'tmp_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i9 %add_ln13_7 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 365 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i15 %add_ln1117_9 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 366 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_9 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 367 'getelementptr' 'dense_1_weights_V_ad_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%flat_array_V_addr_9 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 368 'getelementptr' 'flat_array_V_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 369 [2/2] (3.25ns)   --->   "%flat_array_V_load_9 = load i14* %flat_array_V_addr_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 369 'load' 'flat_array_V_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 370 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 370 'load' 'dense_1_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 8 <SV = 7> <Delay = 12.6>
ST_8 : Operation 371 [1/2] (3.25ns)   --->   "%flat_array_V_load_8 = load i14* %flat_array_V_addr_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 371 'load' 'flat_array_V_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i14 %flat_array_V_load_8 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 372 'sext' 'sext_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 373 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 373 'load' 'dense_1_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i9 %dense_1_weights_V_lo_8 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 374 'sext' 'sext_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1192_17, %sext_ln1192_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 375 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 376 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_8, %shl_ln728_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 377 'add' 'add_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [1/2] (3.25ns)   --->   "%flat_array_V_load_9 = load i14* %flat_array_V_addr_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 378 'load' 'flat_array_V_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i14 %flat_array_V_load_9 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 379 'sext' 'sext_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 380 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 380 'load' 'dense_1_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i9 %dense_1_weights_V_lo_9 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 381 'sext' 'sext_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1192_9 = mul i22 %sext_ln1192_19, %sext_ln1192_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 382 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 383 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 384 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i22 %mul_ln1192_9, %shl_ln728_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 385 'add' 'add_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i9 %add_ln13_8 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 386 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i15 %add_ln1117_10 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 387 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_10 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 388 'getelementptr' 'dense_1_weights_V_ad_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%flat_array_V_addr_10 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 389 'getelementptr' 'flat_array_V_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 390 [2/2] (3.25ns)   --->   "%flat_array_V_load_10 = load i14* %flat_array_V_addr_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 390 'load' 'flat_array_V_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 391 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 391 'load' 'dense_1_weights_V_lo_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 392 'partselect' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i9 %add_ln13_9 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 393 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i15 %add_ln1117_11 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 394 'zext' 'zext_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_11 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 395 'getelementptr' 'dense_1_weights_V_ad_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%flat_array_V_addr_11 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 396 'getelementptr' 'flat_array_V_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 397 [2/2] (3.25ns)   --->   "%flat_array_V_load_11 = load i14* %flat_array_V_addr_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 397 'load' 'flat_array_V_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 398 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 398 'load' 'dense_1_weights_V_lo_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 9 <SV = 8> <Delay = 12.6>
ST_9 : Operation 399 [1/2] (3.25ns)   --->   "%flat_array_V_load_10 = load i14* %flat_array_V_addr_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 399 'load' 'flat_array_V_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i14 %flat_array_V_load_10 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 400 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 401 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 401 'load' 'dense_1_weights_V_lo_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i9 %dense_1_weights_V_lo_10 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 402 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1192_10 = mul i22 %sext_ln1192_21, %sext_ln1192_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 403 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 404 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i22 %mul_ln1192_10, %shl_ln728_s" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 405 'add' 'add_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 406 [1/2] (3.25ns)   --->   "%flat_array_V_load_11 = load i14* %flat_array_V_addr_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 406 'load' 'flat_array_V_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i14 %flat_array_V_load_11 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 407 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 408 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 408 'load' 'dense_1_weights_V_lo_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i9 %dense_1_weights_V_lo_11 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 409 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1192_11 = mul i22 %sext_ln1192_23, %sext_ln1192_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 410 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_10, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 411 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 412 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i22 %mul_ln1192_11, %shl_ln728_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 413 'add' 'add_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i9 %add_ln13_10 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 414 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1117_25 = zext i15 %add_ln1117_12 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 415 'zext' 'zext_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_12 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 416 'getelementptr' 'dense_1_weights_V_ad_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%flat_array_V_addr_12 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 417 'getelementptr' 'flat_array_V_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 418 [2/2] (3.25ns)   --->   "%flat_array_V_load_12 = load i14* %flat_array_V_addr_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 418 'load' 'flat_array_V_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 419 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 419 'load' 'dense_1_weights_V_lo_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_11, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 420 'partselect' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i9 %add_ln13_11 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 421 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1117_27 = zext i15 %add_ln1117_13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 422 'zext' 'zext_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_13 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 423 'getelementptr' 'dense_1_weights_V_ad_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%flat_array_V_addr_13 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 424 'getelementptr' 'flat_array_V_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 425 [2/2] (3.25ns)   --->   "%flat_array_V_load_13 = load i14* %flat_array_V_addr_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 425 'load' 'flat_array_V_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 426 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 426 'load' 'dense_1_weights_V_lo_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 10 <SV = 9> <Delay = 12.6>
ST_10 : Operation 427 [1/2] (3.25ns)   --->   "%flat_array_V_load_12 = load i14* %flat_array_V_addr_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 427 'load' 'flat_array_V_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i14 %flat_array_V_load_12 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 428 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 429 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 429 'load' 'dense_1_weights_V_lo_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i9 %dense_1_weights_V_lo_12 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 430 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1192_12 = mul i22 %sext_ln1192_25, %sext_ln1192_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 431 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 432 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i22 %mul_ln1192_12, %shl_ln728_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 433 'add' 'add_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 434 [1/2] (3.25ns)   --->   "%flat_array_V_load_13 = load i14* %flat_array_V_addr_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 434 'load' 'flat_array_V_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i14 %flat_array_V_load_13 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 435 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 436 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 436 'load' 'dense_1_weights_V_lo_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i9 %dense_1_weights_V_lo_13 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 437 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_13 = mul i22 %sext_ln1192_27, %sext_ln1192_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 438 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_12, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 439 'partselect' 'tmp_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 440 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i22 %mul_ln1192_13, %shl_ln728_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 441 'add' 'add_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i9 %add_ln13_12 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 442 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln1117_29 = zext i15 %add_ln1117_14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 443 'zext' 'zext_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_14 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 444 'getelementptr' 'dense_1_weights_V_ad_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%flat_array_V_addr_14 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 445 'getelementptr' 'flat_array_V_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 446 [2/2] (3.25ns)   --->   "%flat_array_V_load_14 = load i14* %flat_array_V_addr_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 446 'load' 'flat_array_V_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 447 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 447 'load' 'dense_1_weights_V_lo_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_13, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 448 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i9 %add_ln13_13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 449 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1117_31 = zext i15 %add_ln1117_15 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 450 'zext' 'zext_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_15 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 451 'getelementptr' 'dense_1_weights_V_ad_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%flat_array_V_addr_15 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 452 'getelementptr' 'flat_array_V_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 453 [2/2] (3.25ns)   --->   "%flat_array_V_load_15 = load i14* %flat_array_V_addr_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 453 'load' 'flat_array_V_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 454 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 454 'load' 'dense_1_weights_V_lo_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 11 <SV = 10> <Delay = 12.6>
ST_11 : Operation 455 [1/2] (3.25ns)   --->   "%flat_array_V_load_14 = load i14* %flat_array_V_addr_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 455 'load' 'flat_array_V_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i14 %flat_array_V_load_14 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 456 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 457 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 457 'load' 'dense_1_weights_V_lo_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i9 %dense_1_weights_V_lo_14 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 458 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_14 = mul i22 %sext_ln1192_29, %sext_ln1192_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 459 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 460 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i22 %mul_ln1192_14, %shl_ln728_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 461 'add' 'add_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 462 [1/2] (3.25ns)   --->   "%flat_array_V_load_15 = load i14* %flat_array_V_addr_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 462 'load' 'flat_array_V_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i14 %flat_array_V_load_15 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 463 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 464 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 464 'load' 'dense_1_weights_V_lo_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i9 %dense_1_weights_V_lo_15 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 465 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_15 = mul i22 %sext_ln1192_31, %sext_ln1192_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 466 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_14, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 467 'partselect' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_16, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 468 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i22 %mul_ln1192_15, %shl_ln728_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 469 'add' 'add_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i9 %add_ln13_14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 470 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1117_33 = zext i15 %add_ln1117_16 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 471 'zext' 'zext_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_16 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 472 'getelementptr' 'dense_1_weights_V_ad_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%flat_array_V_addr_16 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 473 'getelementptr' 'flat_array_V_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 474 [2/2] (3.25ns)   --->   "%flat_array_V_load_16 = load i14* %flat_array_V_addr_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 474 'load' 'flat_array_V_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 475 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 475 'load' 'dense_1_weights_V_lo_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_15, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 476 'partselect' 'tmp_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i9 %add_ln13_15 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 477 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1117_35 = zext i15 %add_ln1117_17 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 478 'zext' 'zext_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_17 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 479 'getelementptr' 'dense_1_weights_V_ad_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%flat_array_V_addr_17 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 480 'getelementptr' 'flat_array_V_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 481 [2/2] (3.25ns)   --->   "%flat_array_V_load_17 = load i14* %flat_array_V_addr_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 481 'load' 'flat_array_V_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 482 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 482 'load' 'dense_1_weights_V_lo_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 12 <SV = 11> <Delay = 12.6>
ST_12 : Operation 483 [1/2] (3.25ns)   --->   "%flat_array_V_load_16 = load i14* %flat_array_V_addr_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 483 'load' 'flat_array_V_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i14 %flat_array_V_load_16 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 484 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 485 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 485 'load' 'dense_1_weights_V_lo_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i9 %dense_1_weights_V_lo_16 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 486 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1192_16 = mul i22 %sext_ln1192_33, %sext_ln1192_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 487 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_17, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 488 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i22 %mul_ln1192_16, %shl_ln728_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 489 'add' 'add_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 490 [1/2] (3.25ns)   --->   "%flat_array_V_load_17 = load i14* %flat_array_V_addr_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 490 'load' 'flat_array_V_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i14 %flat_array_V_load_17 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 491 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 492 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 492 'load' 'dense_1_weights_V_lo_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i9 %dense_1_weights_V_lo_17 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 493 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1192_17 = mul i22 %sext_ln1192_35, %sext_ln1192_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 494 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_16, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 495 'partselect' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_18, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 496 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i22 %mul_ln1192_17, %shl_ln728_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 497 'add' 'add_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i9 %add_ln13_16 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 498 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1117_37 = zext i15 %add_ln1117_18 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 499 'zext' 'zext_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_18 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 500 'getelementptr' 'dense_1_weights_V_ad_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%flat_array_V_addr_18 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 501 'getelementptr' 'flat_array_V_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 502 [2/2] (3.25ns)   --->   "%flat_array_V_load_18 = load i14* %flat_array_V_addr_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 502 'load' 'flat_array_V_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 503 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 503 'load' 'dense_1_weights_V_lo_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_17, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 504 'partselect' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i9 %add_ln13_17 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 505 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1117_39 = zext i15 %add_ln1117_19 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 506 'zext' 'zext_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_19 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 507 'getelementptr' 'dense_1_weights_V_ad_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%flat_array_V_addr_19 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 508 'getelementptr' 'flat_array_V_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 509 [2/2] (3.25ns)   --->   "%flat_array_V_load_19 = load i14* %flat_array_V_addr_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 509 'load' 'flat_array_V_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 510 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 510 'load' 'dense_1_weights_V_lo_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 13 <SV = 12> <Delay = 12.6>
ST_13 : Operation 511 [1/2] (3.25ns)   --->   "%flat_array_V_load_18 = load i14* %flat_array_V_addr_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 511 'load' 'flat_array_V_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i14 %flat_array_V_load_18 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 512 'sext' 'sext_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 513 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 513 'load' 'dense_1_weights_V_lo_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i9 %dense_1_weights_V_lo_18 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 514 'sext' 'sext_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1192_18 = mul i22 %sext_ln1192_37, %sext_ln1192_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 515 'mul' 'mul_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_19, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 516 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i22 %mul_ln1192_18, %shl_ln728_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 517 'add' 'add_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 518 [1/2] (3.25ns)   --->   "%flat_array_V_load_19 = load i14* %flat_array_V_addr_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 518 'load' 'flat_array_V_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i14 %flat_array_V_load_19 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 519 'sext' 'sext_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 520 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 520 'load' 'dense_1_weights_V_lo_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i9 %dense_1_weights_V_lo_19 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 521 'sext' 'sext_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1192_19 = mul i22 %sext_ln1192_39, %sext_ln1192_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 522 'mul' 'mul_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_18, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 523 'partselect' 'tmp_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_20, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 524 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i22 %mul_ln1192_19, %shl_ln728_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 525 'add' 'add_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i9 %add_ln13_18 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 526 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1117_41 = zext i15 %add_ln1117_20 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 527 'zext' 'zext_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 528 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_20 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 528 'getelementptr' 'dense_1_weights_V_ad_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 529 [1/1] (0.00ns)   --->   "%flat_array_V_addr_20 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 529 'getelementptr' 'flat_array_V_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 530 [2/2] (3.25ns)   --->   "%flat_array_V_load_20 = load i14* %flat_array_V_addr_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 530 'load' 'flat_array_V_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 531 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 531 'load' 'dense_1_weights_V_lo_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_19, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 532 'partselect' 'tmp_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i9 %add_ln13_19 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 533 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln1117_43 = zext i15 %add_ln1117_21 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 534 'zext' 'zext_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_21 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 535 'getelementptr' 'dense_1_weights_V_ad_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%flat_array_V_addr_21 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 536 'getelementptr' 'flat_array_V_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 537 [2/2] (3.25ns)   --->   "%flat_array_V_load_21 = load i14* %flat_array_V_addr_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 537 'load' 'flat_array_V_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 538 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 538 'load' 'dense_1_weights_V_lo_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 14 <SV = 13> <Delay = 12.6>
ST_14 : Operation 539 [1/2] (3.25ns)   --->   "%flat_array_V_load_20 = load i14* %flat_array_V_addr_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 539 'load' 'flat_array_V_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i14 %flat_array_V_load_20 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 540 'sext' 'sext_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 541 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 541 'load' 'dense_1_weights_V_lo_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i9 %dense_1_weights_V_lo_20 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 542 'sext' 'sext_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_20 = mul i22 %sext_ln1192_41, %sext_ln1192_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 543 'mul' 'mul_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_21, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 544 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i22 %mul_ln1192_20, %shl_ln728_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 545 'add' 'add_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 546 [1/2] (3.25ns)   --->   "%flat_array_V_load_21 = load i14* %flat_array_V_addr_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 546 'load' 'flat_array_V_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i14 %flat_array_V_load_21 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 547 'sext' 'sext_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 548 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 548 'load' 'dense_1_weights_V_lo_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i9 %dense_1_weights_V_lo_21 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 549 'sext' 'sext_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1192_21 = mul i22 %sext_ln1192_43, %sext_ln1192_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 550 'mul' 'mul_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_20, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 551 'partselect' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 552 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 553 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i22 %mul_ln1192_21, %shl_ln728_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 553 'add' 'add_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i9 %add_ln13_20 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 554 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1117_45 = zext i15 %add_ln1117_22 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 555 'zext' 'zext_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_22 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 556 'getelementptr' 'dense_1_weights_V_ad_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 557 [1/1] (0.00ns)   --->   "%flat_array_V_addr_22 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 557 'getelementptr' 'flat_array_V_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 558 [2/2] (3.25ns)   --->   "%flat_array_V_load_22 = load i14* %flat_array_V_addr_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 558 'load' 'flat_array_V_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 559 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 559 'load' 'dense_1_weights_V_lo_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_21, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 560 'partselect' 'tmp_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i9 %add_ln13_21 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 561 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1117_47 = zext i15 %add_ln1117_23 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 562 'zext' 'zext_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_23 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 563 'getelementptr' 'dense_1_weights_V_ad_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%flat_array_V_addr_23 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 564 'getelementptr' 'flat_array_V_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 565 [2/2] (3.25ns)   --->   "%flat_array_V_load_23 = load i14* %flat_array_V_addr_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 565 'load' 'flat_array_V_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 566 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 566 'load' 'dense_1_weights_V_lo_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 15 <SV = 14> <Delay = 12.6>
ST_15 : Operation 567 [1/2] (3.25ns)   --->   "%flat_array_V_load_22 = load i14* %flat_array_V_addr_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 567 'load' 'flat_array_V_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i14 %flat_array_V_load_22 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 568 'sext' 'sext_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 569 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 569 'load' 'dense_1_weights_V_lo_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i9 %dense_1_weights_V_lo_22 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 570 'sext' 'sext_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1192_22 = mul i22 %sext_ln1192_45, %sext_ln1192_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 571 'mul' 'mul_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_23, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 572 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i22 %mul_ln1192_22, %shl_ln728_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 573 'add' 'add_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 574 [1/2] (3.25ns)   --->   "%flat_array_V_load_23 = load i14* %flat_array_V_addr_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 574 'load' 'flat_array_V_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i14 %flat_array_V_load_23 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 575 'sext' 'sext_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 576 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 576 'load' 'dense_1_weights_V_lo_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i9 %dense_1_weights_V_lo_23 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 577 'sext' 'sext_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 578 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1192_23 = mul i22 %sext_ln1192_47, %sext_ln1192_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 578 'mul' 'mul_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_24 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_22, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 579 'partselect' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_24, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 580 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i22 %mul_ln1192_23, %shl_ln728_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 581 'add' 'add_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i9 %add_ln13_22 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 582 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1117_49 = zext i15 %add_ln1117_24 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 583 'zext' 'zext_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_24 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_49" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 584 'getelementptr' 'dense_1_weights_V_ad_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%flat_array_V_addr_24 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 585 'getelementptr' 'flat_array_V_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 586 [2/2] (3.25ns)   --->   "%flat_array_V_load_24 = load i14* %flat_array_V_addr_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 586 'load' 'flat_array_V_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 587 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 587 'load' 'dense_1_weights_V_lo_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_23, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 588 'partselect' 'tmp_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i9 %add_ln13_23 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 589 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1117_51 = zext i15 %add_ln1117_25 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 590 'zext' 'zext_ln1117_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_25 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_51" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 591 'getelementptr' 'dense_1_weights_V_ad_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%flat_array_V_addr_25 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 592 'getelementptr' 'flat_array_V_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 593 [2/2] (3.25ns)   --->   "%flat_array_V_load_25 = load i14* %flat_array_V_addr_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 593 'load' 'flat_array_V_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 594 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 594 'load' 'dense_1_weights_V_lo_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 16 <SV = 15> <Delay = 12.6>
ST_16 : Operation 595 [1/2] (3.25ns)   --->   "%flat_array_V_load_24 = load i14* %flat_array_V_addr_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 595 'load' 'flat_array_V_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i14 %flat_array_V_load_24 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 596 'sext' 'sext_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 597 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 597 'load' 'dense_1_weights_V_lo_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i9 %dense_1_weights_V_lo_24 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 598 'sext' 'sext_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1192_24 = mul i22 %sext_ln1192_49, %sext_ln1192_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 599 'mul' 'mul_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_25, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 600 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 601 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i22 %mul_ln1192_24, %shl_ln728_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 601 'add' 'add_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 602 [1/2] (3.25ns)   --->   "%flat_array_V_load_25 = load i14* %flat_array_V_addr_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 602 'load' 'flat_array_V_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i14 %flat_array_V_load_25 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 603 'sext' 'sext_ln1192_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 604 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 604 'load' 'dense_1_weights_V_lo_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i9 %dense_1_weights_V_lo_25 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 605 'sext' 'sext_ln1192_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1192_25 = mul i22 %sext_ln1192_51, %sext_ln1192_50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 606 'mul' 'mul_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_24, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 607 'partselect' 'tmp_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_26, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 608 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i22 %mul_ln1192_25, %shl_ln728_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 609 'add' 'add_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i9 %add_ln13_24 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 610 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln1117_53 = zext i15 %add_ln1117_26 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 611 'zext' 'zext_ln1117_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_26 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_53" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 612 'getelementptr' 'dense_1_weights_V_ad_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%flat_array_V_addr_26 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 613 'getelementptr' 'flat_array_V_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 614 [2/2] (3.25ns)   --->   "%flat_array_V_load_26 = load i14* %flat_array_V_addr_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 614 'load' 'flat_array_V_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 615 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 615 'load' 'dense_1_weights_V_lo_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_27 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_25, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 616 'partselect' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i9 %add_ln13_25 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 617 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1117_55 = zext i15 %add_ln1117_27 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 618 'zext' 'zext_ln1117_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_27 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_55" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 619 'getelementptr' 'dense_1_weights_V_ad_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%flat_array_V_addr_27 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 620 'getelementptr' 'flat_array_V_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 621 [2/2] (3.25ns)   --->   "%flat_array_V_load_27 = load i14* %flat_array_V_addr_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 621 'load' 'flat_array_V_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 622 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 622 'load' 'dense_1_weights_V_lo_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 17 <SV = 16> <Delay = 12.6>
ST_17 : Operation 623 [1/2] (3.25ns)   --->   "%flat_array_V_load_26 = load i14* %flat_array_V_addr_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 623 'load' 'flat_array_V_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i14 %flat_array_V_load_26 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 624 'sext' 'sext_ln1192_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 625 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 625 'load' 'dense_1_weights_V_lo_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i9 %dense_1_weights_V_lo_26 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 626 'sext' 'sext_ln1192_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1192_26 = mul i22 %sext_ln1192_53, %sext_ln1192_52" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 627 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_27, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 628 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i22 %mul_ln1192_26, %shl_ln728_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 629 'add' 'add_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 630 [1/2] (3.25ns)   --->   "%flat_array_V_load_27 = load i14* %flat_array_V_addr_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 630 'load' 'flat_array_V_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i14 %flat_array_V_load_27 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 631 'sext' 'sext_ln1192_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 632 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 632 'load' 'dense_1_weights_V_lo_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i9 %dense_1_weights_V_lo_27 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 633 'sext' 'sext_ln1192_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_27 = mul i22 %sext_ln1192_55, %sext_ln1192_54" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 634 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_26, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 635 'partselect' 'tmp_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_28, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 636 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i22 %mul_ln1192_27, %shl_ln728_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 637 'add' 'add_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i9 %add_ln13_26 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 638 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1117_57 = zext i15 %add_ln1117_28 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 639 'zext' 'zext_ln1117_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_28 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_57" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 640 'getelementptr' 'dense_1_weights_V_ad_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%flat_array_V_addr_28 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 641 'getelementptr' 'flat_array_V_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 642 [2/2] (3.25ns)   --->   "%flat_array_V_load_28 = load i14* %flat_array_V_addr_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 642 'load' 'flat_array_V_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 643 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 643 'load' 'dense_1_weights_V_lo_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_29 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_27, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 644 'partselect' 'tmp_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i9 %add_ln13_27 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 645 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1117_59 = zext i15 %add_ln1117_29 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 646 'zext' 'zext_ln1117_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_29 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_59" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 647 'getelementptr' 'dense_1_weights_V_ad_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 648 [1/1] (0.00ns)   --->   "%flat_array_V_addr_29 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 648 'getelementptr' 'flat_array_V_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 649 [2/2] (3.25ns)   --->   "%flat_array_V_load_29 = load i14* %flat_array_V_addr_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 649 'load' 'flat_array_V_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 650 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 650 'load' 'dense_1_weights_V_lo_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 18 <SV = 17> <Delay = 12.6>
ST_18 : Operation 651 [1/2] (3.25ns)   --->   "%flat_array_V_load_28 = load i14* %flat_array_V_addr_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 651 'load' 'flat_array_V_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i14 %flat_array_V_load_28 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 652 'sext' 'sext_ln1192_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 653 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 653 'load' 'dense_1_weights_V_lo_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i9 %dense_1_weights_V_lo_28 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 654 'sext' 'sext_ln1192_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1192_28 = mul i22 %sext_ln1192_57, %sext_ln1192_56" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 655 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_29, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 656 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i22 %mul_ln1192_28, %shl_ln728_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 657 'add' 'add_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 658 [1/2] (3.25ns)   --->   "%flat_array_V_load_29 = load i14* %flat_array_V_addr_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 658 'load' 'flat_array_V_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i14 %flat_array_V_load_29 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 659 'sext' 'sext_ln1192_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 660 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 660 'load' 'dense_1_weights_V_lo_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i9 %dense_1_weights_V_lo_29 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 661 'sext' 'sext_ln1192_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 662 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1192_29 = mul i22 %sext_ln1192_59, %sext_ln1192_58" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 662 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_28, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 663 'partselect' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_30, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 664 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 665 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i22 %mul_ln1192_29, %shl_ln728_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 665 'add' 'add_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i9 %add_ln13_28 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 666 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1117_61 = zext i15 %add_ln1117_30 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 667 'zext' 'zext_ln1117_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 668 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_30 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_61" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 668 'getelementptr' 'dense_1_weights_V_ad_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 669 [1/1] (0.00ns)   --->   "%flat_array_V_addr_30 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 669 'getelementptr' 'flat_array_V_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 670 [2/2] (3.25ns)   --->   "%flat_array_V_load_30 = load i14* %flat_array_V_addr_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 670 'load' 'flat_array_V_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 671 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 671 'load' 'dense_1_weights_V_lo_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_31 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_29, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 672 'partselect' 'tmp_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i9 %add_ln13_29 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 673 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln1117_63 = zext i15 %add_ln1117_31 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 674 'zext' 'zext_ln1117_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 675 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_31 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_63" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 675 'getelementptr' 'dense_1_weights_V_ad_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 676 [1/1] (0.00ns)   --->   "%flat_array_V_addr_31 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 676 'getelementptr' 'flat_array_V_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 677 [2/2] (3.25ns)   --->   "%flat_array_V_load_31 = load i14* %flat_array_V_addr_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 677 'load' 'flat_array_V_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 678 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 678 'load' 'dense_1_weights_V_lo_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 19 <SV = 18> <Delay = 12.6>
ST_19 : Operation 679 [1/2] (3.25ns)   --->   "%flat_array_V_load_30 = load i14* %flat_array_V_addr_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 679 'load' 'flat_array_V_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i14 %flat_array_V_load_30 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 680 'sext' 'sext_ln1192_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 681 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 681 'load' 'dense_1_weights_V_lo_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i9 %dense_1_weights_V_lo_30 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 682 'sext' 'sext_ln1192_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1192_30 = mul i22 %sext_ln1192_61, %sext_ln1192_60" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 683 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_31, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 684 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i22 %mul_ln1192_30, %shl_ln728_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 685 'add' 'add_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 686 [1/2] (3.25ns)   --->   "%flat_array_V_load_31 = load i14* %flat_array_V_addr_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 686 'load' 'flat_array_V_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i14 %flat_array_V_load_31 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 687 'sext' 'sext_ln1192_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 688 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 688 'load' 'dense_1_weights_V_lo_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i9 %dense_1_weights_V_lo_31 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 689 'sext' 'sext_ln1192_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1192_31 = mul i22 %sext_ln1192_63, %sext_ln1192_62" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 690 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_32 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_30, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 691 'partselect' 'tmp_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_32, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 692 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 693 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i22 %mul_ln1192_31, %shl_ln728_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 693 'add' 'add_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i9 %add_ln13_30 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 694 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1117_65 = zext i15 %add_ln1117_32 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 695 'zext' 'zext_ln1117_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_32 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_65" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 696 'getelementptr' 'dense_1_weights_V_ad_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%flat_array_V_addr_32 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 697 'getelementptr' 'flat_array_V_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 698 [2/2] (3.25ns)   --->   "%flat_array_V_load_32 = load i14* %flat_array_V_addr_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 698 'load' 'flat_array_V_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 699 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 699 'load' 'dense_1_weights_V_lo_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_31, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 700 'partselect' 'tmp_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln14_34 = zext i9 %add_ln13_31 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 701 'zext' 'zext_ln14_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln1117_67 = zext i15 %add_ln1117_33 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 702 'zext' 'zext_ln1117_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 703 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_33 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_67" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 703 'getelementptr' 'dense_1_weights_V_ad_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 704 [1/1] (0.00ns)   --->   "%flat_array_V_addr_33 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 704 'getelementptr' 'flat_array_V_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 705 [2/2] (3.25ns)   --->   "%flat_array_V_load_33 = load i14* %flat_array_V_addr_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 705 'load' 'flat_array_V_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 706 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 706 'load' 'dense_1_weights_V_lo_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 20 <SV = 19> <Delay = 12.6>
ST_20 : Operation 707 [1/2] (3.25ns)   --->   "%flat_array_V_load_32 = load i14* %flat_array_V_addr_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 707 'load' 'flat_array_V_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i14 %flat_array_V_load_32 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 708 'sext' 'sext_ln1192_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 709 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 709 'load' 'dense_1_weights_V_lo_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i9 %dense_1_weights_V_lo_32 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 710 'sext' 'sext_ln1192_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 711 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1192_32 = mul i22 %sext_ln1192_65, %sext_ln1192_64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 711 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_33, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 712 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 713 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i22 %mul_ln1192_32, %shl_ln728_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 713 'add' 'add_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 714 [1/2] (3.25ns)   --->   "%flat_array_V_load_33 = load i14* %flat_array_V_addr_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 714 'load' 'flat_array_V_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i14 %flat_array_V_load_33 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 715 'sext' 'sext_ln1192_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 716 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 716 'load' 'dense_1_weights_V_lo_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i9 %dense_1_weights_V_lo_33 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 717 'sext' 'sext_ln1192_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1192_33 = mul i22 %sext_ln1192_67, %sext_ln1192_66" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 718 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_32, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 719 'partselect' 'tmp_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_34, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 720 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i22 %mul_ln1192_33, %shl_ln728_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 721 'add' 'add_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln14_35 = zext i9 %add_ln13_32 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 722 'zext' 'zext_ln14_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1117_69 = zext i15 %add_ln1117_34 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 723 'zext' 'zext_ln1117_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_34 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_69" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 724 'getelementptr' 'dense_1_weights_V_ad_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%flat_array_V_addr_34 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 725 'getelementptr' 'flat_array_V_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 726 [2/2] (3.25ns)   --->   "%flat_array_V_load_34 = load i14* %flat_array_V_addr_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 726 'load' 'flat_array_V_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 727 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 727 'load' 'dense_1_weights_V_lo_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_33, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 728 'partselect' 'tmp_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln14_36 = zext i9 %add_ln13_33 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 729 'zext' 'zext_ln14_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln1117_71 = zext i15 %add_ln1117_35 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 730 'zext' 'zext_ln1117_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_35 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_71" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 731 'getelementptr' 'dense_1_weights_V_ad_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 732 [1/1] (0.00ns)   --->   "%flat_array_V_addr_35 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 732 'getelementptr' 'flat_array_V_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 733 [2/2] (3.25ns)   --->   "%flat_array_V_load_35 = load i14* %flat_array_V_addr_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 733 'load' 'flat_array_V_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 734 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 734 'load' 'dense_1_weights_V_lo_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 21 <SV = 20> <Delay = 12.6>
ST_21 : Operation 735 [1/2] (3.25ns)   --->   "%flat_array_V_load_34 = load i14* %flat_array_V_addr_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 735 'load' 'flat_array_V_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i14 %flat_array_V_load_34 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 736 'sext' 'sext_ln1192_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 737 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 737 'load' 'dense_1_weights_V_lo_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i9 %dense_1_weights_V_lo_34 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 738 'sext' 'sext_ln1192_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 739 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_34 = mul i22 %sext_ln1192_69, %sext_ln1192_68" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 739 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_35, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 740 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 741 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i22 %mul_ln1192_34, %shl_ln728_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 741 'add' 'add_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 742 [1/2] (3.25ns)   --->   "%flat_array_V_load_35 = load i14* %flat_array_V_addr_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 742 'load' 'flat_array_V_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i14 %flat_array_V_load_35 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 743 'sext' 'sext_ln1192_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 744 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 744 'load' 'dense_1_weights_V_lo_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i9 %dense_1_weights_V_lo_35 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 745 'sext' 'sext_ln1192_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 746 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1192_35 = mul i22 %sext_ln1192_71, %sext_ln1192_70" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 746 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_34, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 747 'partselect' 'tmp_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_36, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 748 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 749 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i22 %mul_ln1192_35, %shl_ln728_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 749 'add' 'add_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i9 %add_ln13_34 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 750 'zext' 'zext_ln14_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln1117_73 = zext i15 %add_ln1117_36 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 751 'zext' 'zext_ln1117_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_36 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_73" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 752 'getelementptr' 'dense_1_weights_V_ad_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%flat_array_V_addr_36 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 753 'getelementptr' 'flat_array_V_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 754 [2/2] (3.25ns)   --->   "%flat_array_V_load_36 = load i14* %flat_array_V_addr_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 754 'load' 'flat_array_V_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 755 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 755 'load' 'dense_1_weights_V_lo_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_35, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 756 'partselect' 'tmp_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i9 %add_ln13_35 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 757 'zext' 'zext_ln14_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln1117_75 = zext i15 %add_ln1117_37 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 758 'zext' 'zext_ln1117_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_37 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_75" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 759 'getelementptr' 'dense_1_weights_V_ad_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%flat_array_V_addr_37 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 760 'getelementptr' 'flat_array_V_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 761 [2/2] (3.25ns)   --->   "%flat_array_V_load_37 = load i14* %flat_array_V_addr_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 761 'load' 'flat_array_V_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 762 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 762 'load' 'dense_1_weights_V_lo_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 22 <SV = 21> <Delay = 12.6>
ST_22 : Operation 763 [1/2] (3.25ns)   --->   "%flat_array_V_load_36 = load i14* %flat_array_V_addr_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 763 'load' 'flat_array_V_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i14 %flat_array_V_load_36 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 764 'sext' 'sext_ln1192_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 765 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 765 'load' 'dense_1_weights_V_lo_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i9 %dense_1_weights_V_lo_36 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 766 'sext' 'sext_ln1192_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1192_36 = mul i22 %sext_ln1192_73, %sext_ln1192_72" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 767 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_37, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 768 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 769 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i22 %mul_ln1192_36, %shl_ln728_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 769 'add' 'add_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 770 [1/2] (3.25ns)   --->   "%flat_array_V_load_37 = load i14* %flat_array_V_addr_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 770 'load' 'flat_array_V_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i14 %flat_array_V_load_37 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 771 'sext' 'sext_ln1192_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 772 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 772 'load' 'dense_1_weights_V_lo_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i9 %dense_1_weights_V_lo_37 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 773 'sext' 'sext_ln1192_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1192_37 = mul i22 %sext_ln1192_75, %sext_ln1192_74" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 774 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_38 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_36, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 775 'partselect' 'tmp_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_38, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 776 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 777 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i22 %mul_ln1192_37, %shl_ln728_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 777 'add' 'add_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln14_39 = zext i9 %add_ln13_36 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 778 'zext' 'zext_ln14_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1117_77 = zext i15 %add_ln1117_38 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 779 'zext' 'zext_ln1117_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 780 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_38 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_77" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 780 'getelementptr' 'dense_1_weights_V_ad_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 781 [1/1] (0.00ns)   --->   "%flat_array_V_addr_38 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 781 'getelementptr' 'flat_array_V_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 782 [2/2] (3.25ns)   --->   "%flat_array_V_load_38 = load i14* %flat_array_V_addr_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 782 'load' 'flat_array_V_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 783 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 783 'load' 'dense_1_weights_V_lo_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_37, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 784 'partselect' 'tmp_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln14_40 = zext i9 %add_ln13_37 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 785 'zext' 'zext_ln14_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln1117_79 = zext i15 %add_ln1117_39 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 786 'zext' 'zext_ln1117_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_39 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_79" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 787 'getelementptr' 'dense_1_weights_V_ad_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%flat_array_V_addr_39 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 788 'getelementptr' 'flat_array_V_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 789 [2/2] (3.25ns)   --->   "%flat_array_V_load_39 = load i14* %flat_array_V_addr_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 789 'load' 'flat_array_V_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 790 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 790 'load' 'dense_1_weights_V_lo_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 23 <SV = 22> <Delay = 12.6>
ST_23 : Operation 791 [1/2] (3.25ns)   --->   "%flat_array_V_load_38 = load i14* %flat_array_V_addr_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 791 'load' 'flat_array_V_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i14 %flat_array_V_load_38 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 792 'sext' 'sext_ln1192_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 793 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 793 'load' 'dense_1_weights_V_lo_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i9 %dense_1_weights_V_lo_38 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 794 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1192_38 = mul i22 %sext_ln1192_77, %sext_ln1192_76" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 795 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_39, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 796 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 797 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i22 %mul_ln1192_38, %shl_ln728_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 797 'add' 'add_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 798 [1/2] (3.25ns)   --->   "%flat_array_V_load_39 = load i14* %flat_array_V_addr_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 798 'load' 'flat_array_V_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i14 %flat_array_V_load_39 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 799 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 800 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 800 'load' 'dense_1_weights_V_lo_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i9 %dense_1_weights_V_lo_39 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 801 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 802 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1192_39 = mul i22 %sext_ln1192_79, %sext_ln1192_78" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 802 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_40 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_38, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 803 'partselect' 'tmp_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_40, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 804 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 805 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i22 %mul_ln1192_39, %shl_ln728_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 805 'add' 'add_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln14_41 = zext i9 %add_ln13_38 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 806 'zext' 'zext_ln14_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln1117_81 = zext i15 %add_ln1117_40 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 807 'zext' 'zext_ln1117_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 808 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_40 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_81" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 808 'getelementptr' 'dense_1_weights_V_ad_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 809 [1/1] (0.00ns)   --->   "%flat_array_V_addr_40 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 809 'getelementptr' 'flat_array_V_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 810 [2/2] (3.25ns)   --->   "%flat_array_V_load_40 = load i14* %flat_array_V_addr_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 810 'load' 'flat_array_V_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 811 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 811 'load' 'dense_1_weights_V_lo_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_41 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_39, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 812 'partselect' 'tmp_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln14_42 = zext i9 %add_ln13_39 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 813 'zext' 'zext_ln14_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1117_83 = zext i15 %add_ln1117_41 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 814 'zext' 'zext_ln1117_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_41 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_83" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 815 'getelementptr' 'dense_1_weights_V_ad_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 816 [1/1] (0.00ns)   --->   "%flat_array_V_addr_41 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 816 'getelementptr' 'flat_array_V_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 817 [2/2] (3.25ns)   --->   "%flat_array_V_load_41 = load i14* %flat_array_V_addr_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 817 'load' 'flat_array_V_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 818 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 818 'load' 'dense_1_weights_V_lo_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 24 <SV = 23> <Delay = 12.6>
ST_24 : Operation 819 [1/2] (3.25ns)   --->   "%flat_array_V_load_40 = load i14* %flat_array_V_addr_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 819 'load' 'flat_array_V_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i14 %flat_array_V_load_40 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 820 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 821 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 821 'load' 'dense_1_weights_V_lo_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i9 %dense_1_weights_V_lo_40 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 822 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 823 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1192_40 = mul i22 %sext_ln1192_81, %sext_ln1192_80" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 823 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_41, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 824 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 825 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i22 %mul_ln1192_40, %shl_ln728_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 825 'add' 'add_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 826 [1/2] (3.25ns)   --->   "%flat_array_V_load_41 = load i14* %flat_array_V_addr_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 826 'load' 'flat_array_V_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i14 %flat_array_V_load_41 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 827 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 828 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 828 'load' 'dense_1_weights_V_lo_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i9 %dense_1_weights_V_lo_41 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 829 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 830 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_41 = mul i22 %sext_ln1192_83, %sext_ln1192_82" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 830 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_42 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_40, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 831 'partselect' 'tmp_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_42, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 832 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 833 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i22 %mul_ln1192_41, %shl_ln728_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 833 'add' 'add_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i9 %add_ln13_40 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 834 'zext' 'zext_ln14_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1117_85 = zext i15 %add_ln1117_42 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 835 'zext' 'zext_ln1117_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_42 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_85" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 836 'getelementptr' 'dense_1_weights_V_ad_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 837 [1/1] (0.00ns)   --->   "%flat_array_V_addr_42 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 837 'getelementptr' 'flat_array_V_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 838 [2/2] (3.25ns)   --->   "%flat_array_V_load_42 = load i14* %flat_array_V_addr_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 838 'load' 'flat_array_V_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 839 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 839 'load' 'dense_1_weights_V_lo_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_43 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_41, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 840 'partselect' 'tmp_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i9 %add_ln13_41 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 841 'zext' 'zext_ln14_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1117_87 = zext i15 %add_ln1117_43 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 842 'zext' 'zext_ln1117_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 843 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_43 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_87" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 843 'getelementptr' 'dense_1_weights_V_ad_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 844 [1/1] (0.00ns)   --->   "%flat_array_V_addr_43 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 844 'getelementptr' 'flat_array_V_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 845 [2/2] (3.25ns)   --->   "%flat_array_V_load_43 = load i14* %flat_array_V_addr_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 845 'load' 'flat_array_V_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 846 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 846 'load' 'dense_1_weights_V_lo_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 25 <SV = 24> <Delay = 12.6>
ST_25 : Operation 847 [1/2] (3.25ns)   --->   "%flat_array_V_load_42 = load i14* %flat_array_V_addr_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 847 'load' 'flat_array_V_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i14 %flat_array_V_load_42 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 848 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 849 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 849 'load' 'dense_1_weights_V_lo_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i9 %dense_1_weights_V_lo_42 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 850 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 851 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1192_42 = mul i22 %sext_ln1192_85, %sext_ln1192_84" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 851 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_43, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 852 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 853 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i22 %mul_ln1192_42, %shl_ln728_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 853 'add' 'add_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 854 [1/2] (3.25ns)   --->   "%flat_array_V_load_43 = load i14* %flat_array_V_addr_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 854 'load' 'flat_array_V_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i14 %flat_array_V_load_43 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 855 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 856 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 856 'load' 'dense_1_weights_V_lo_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i9 %dense_1_weights_V_lo_43 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 857 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 858 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1192_43 = mul i22 %sext_ln1192_87, %sext_ln1192_86" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 858 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_42, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 859 'partselect' 'tmp_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_44, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 860 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 861 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i22 %mul_ln1192_43, %shl_ln728_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 861 'add' 'add_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln14_45 = zext i9 %add_ln13_42 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 862 'zext' 'zext_ln14_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln1117_89 = zext i15 %add_ln1117_44 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 863 'zext' 'zext_ln1117_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 864 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_44 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_89" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 864 'getelementptr' 'dense_1_weights_V_ad_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 865 [1/1] (0.00ns)   --->   "%flat_array_V_addr_44 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 865 'getelementptr' 'flat_array_V_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 866 [2/2] (3.25ns)   --->   "%flat_array_V_load_44 = load i14* %flat_array_V_addr_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 866 'load' 'flat_array_V_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 867 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 867 'load' 'dense_1_weights_V_lo_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_45 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_43, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 868 'partselect' 'tmp_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln14_46 = zext i9 %add_ln13_43 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 869 'zext' 'zext_ln14_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln1117_91 = zext i15 %add_ln1117_45 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 870 'zext' 'zext_ln1117_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 871 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_45 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_91" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 871 'getelementptr' 'dense_1_weights_V_ad_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 872 [1/1] (0.00ns)   --->   "%flat_array_V_addr_45 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 872 'getelementptr' 'flat_array_V_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 873 [2/2] (3.25ns)   --->   "%flat_array_V_load_45 = load i14* %flat_array_V_addr_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 873 'load' 'flat_array_V_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 874 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 874 'load' 'dense_1_weights_V_lo_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 26 <SV = 25> <Delay = 12.6>
ST_26 : Operation 875 [1/2] (3.25ns)   --->   "%flat_array_V_load_44 = load i14* %flat_array_V_addr_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 875 'load' 'flat_array_V_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i14 %flat_array_V_load_44 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 876 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 877 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 877 'load' 'dense_1_weights_V_lo_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i9 %dense_1_weights_V_lo_44 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 878 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 879 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1192_44 = mul i22 %sext_ln1192_89, %sext_ln1192_88" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 879 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_45, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 880 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 881 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i22 %mul_ln1192_44, %shl_ln728_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 881 'add' 'add_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 882 [1/2] (3.25ns)   --->   "%flat_array_V_load_45 = load i14* %flat_array_V_addr_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 882 'load' 'flat_array_V_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i14 %flat_array_V_load_45 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 883 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 884 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 884 'load' 'dense_1_weights_V_lo_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i9 %dense_1_weights_V_lo_45 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 885 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 886 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1192_45 = mul i22 %sext_ln1192_91, %sext_ln1192_90" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 886 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_46 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_44, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 887 'partselect' 'tmp_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_46, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 888 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 889 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i22 %mul_ln1192_45, %shl_ln728_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 889 'add' 'add_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln14_47 = zext i9 %add_ln13_44 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 890 'zext' 'zext_ln14_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln1117_93 = zext i15 %add_ln1117_46 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 891 'zext' 'zext_ln1117_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 892 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_46 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_93" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 892 'getelementptr' 'dense_1_weights_V_ad_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 893 [1/1] (0.00ns)   --->   "%flat_array_V_addr_46 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 893 'getelementptr' 'flat_array_V_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 894 [2/2] (3.25ns)   --->   "%flat_array_V_load_46 = load i14* %flat_array_V_addr_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 894 'load' 'flat_array_V_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 895 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 895 'load' 'dense_1_weights_V_lo_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_45, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 896 'partselect' 'tmp_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln14_48 = zext i9 %add_ln13_45 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 897 'zext' 'zext_ln14_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1117_95 = zext i15 %add_ln1117_47 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 898 'zext' 'zext_ln1117_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 899 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_47 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_95" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 899 'getelementptr' 'dense_1_weights_V_ad_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 900 [1/1] (0.00ns)   --->   "%flat_array_V_addr_47 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 900 'getelementptr' 'flat_array_V_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 901 [2/2] (3.25ns)   --->   "%flat_array_V_load_47 = load i14* %flat_array_V_addr_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 901 'load' 'flat_array_V_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 902 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 902 'load' 'dense_1_weights_V_lo_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 27 <SV = 26> <Delay = 12.6>
ST_27 : Operation 903 [1/2] (3.25ns)   --->   "%flat_array_V_load_46 = load i14* %flat_array_V_addr_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 903 'load' 'flat_array_V_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i14 %flat_array_V_load_46 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 904 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 905 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 905 'load' 'dense_1_weights_V_lo_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i9 %dense_1_weights_V_lo_46 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 906 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 907 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1192_46 = mul i22 %sext_ln1192_93, %sext_ln1192_92" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 907 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_47, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 908 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 909 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i22 %mul_ln1192_46, %shl_ln728_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 909 'add' 'add_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 910 [1/2] (3.25ns)   --->   "%flat_array_V_load_47 = load i14* %flat_array_V_addr_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 910 'load' 'flat_array_V_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i14 %flat_array_V_load_47 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 911 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 912 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 912 'load' 'dense_1_weights_V_lo_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i9 %dense_1_weights_V_lo_47 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 913 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 914 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1192_47 = mul i22 %sext_ln1192_95, %sext_ln1192_94" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 914 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_46, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 915 'partselect' 'tmp_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_48, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 916 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 917 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i22 %mul_ln1192_47, %shl_ln728_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 917 'add' 'add_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i9 %add_ln13_46 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 918 'zext' 'zext_ln14_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln1117_97 = zext i15 %add_ln1117_48 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 919 'zext' 'zext_ln1117_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 920 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_48 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_97" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 920 'getelementptr' 'dense_1_weights_V_ad_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 921 [1/1] (0.00ns)   --->   "%flat_array_V_addr_48 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_49" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 921 'getelementptr' 'flat_array_V_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 922 [2/2] (3.25ns)   --->   "%flat_array_V_load_48 = load i14* %flat_array_V_addr_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 922 'load' 'flat_array_V_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 923 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 923 'load' 'dense_1_weights_V_lo_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_47, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 924 'partselect' 'tmp_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i9 %add_ln13_47 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 925 'zext' 'zext_ln14_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln1117_99 = zext i15 %add_ln1117_49 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 926 'zext' 'zext_ln1117_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 927 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_49 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_99" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 927 'getelementptr' 'dense_1_weights_V_ad_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 928 [1/1] (0.00ns)   --->   "%flat_array_V_addr_49 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 928 'getelementptr' 'flat_array_V_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 929 [2/2] (3.25ns)   --->   "%flat_array_V_load_49 = load i14* %flat_array_V_addr_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 929 'load' 'flat_array_V_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 930 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 930 'load' 'dense_1_weights_V_lo_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 931 [1/1] (1.82ns)   --->   "%add_ln13_48 = add i9 %j_0_0, 50" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 931 'add' 'add_ln13_48' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.6>
ST_28 : Operation 932 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 932 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3467)" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 933 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 934 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str465) nounwind" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 934 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 935 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3467, i32 %tmp_9)" [cnn_ap_lp/dense_1.cpp:15]   --->   Operation 935 'specregionend' 'empty_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 936 [1/2] (3.25ns)   --->   "%flat_array_V_load_48 = load i14* %flat_array_V_addr_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 936 'load' 'flat_array_V_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i14 %flat_array_V_load_48 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 937 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 938 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 938 'load' 'dense_1_weights_V_lo_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_28 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i9 %dense_1_weights_V_lo_48 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 939 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 940 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_48 = mul i22 %sext_ln1192_97, %sext_ln1192_96" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 940 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 941 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_49, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 941 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 942 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i22 %mul_ln1192_48, %shl_ln728_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 942 'add' 'add_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 943 [1/2] (3.25ns)   --->   "%flat_array_V_load_49 = load i14* %flat_array_V_addr_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 943 'load' 'flat_array_V_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i14 %flat_array_V_load_49 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 944 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 945 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 945 'load' 'dense_1_weights_V_lo_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_28 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i9 %dense_1_weights_V_lo_49 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 946 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 947 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1192_49 = mul i22 %sext_ln1192_99, %sext_ln1192_98" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 947 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_50 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_48, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 948 'partselect' 'tmp_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_50, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 949 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 950 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i22 %mul_ln1192_49, %shl_ln728_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 950 'add' 'add_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_49, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 951 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 952 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 952 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 29 <SV = 3> <Delay = 3.25>
ST_29 : Operation 953 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 953 'getelementptr' 'dense_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 954 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 954 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 30 <SV = 4> <Delay = 8.08>
ST_30 : Operation 955 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 955 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_30 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_s to i14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 956 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_0 to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 957 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_s to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 958 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 959 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_0, %sext_ln1265" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 959 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 960 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 960 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 961 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 961 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 962 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 963 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_6, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 963 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 964 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 964 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_30 : Operation 965 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2466, i32 %tmp)" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 965 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 966 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 966 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_1.cpp:9) [7]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_1.cpp:9) [7]  (0 ns)
	'add' operation ('i', cnn_ap_lp/dense_1.cpp:9) [10]  (1.83 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'phi' operation ('j_0_0', cnn_ap_lp/dense_1.cpp:13) with incoming values : ('add_ln13_48', cnn_ap_lp/dense_1.cpp:13) [20]  (0 ns)
	'mul' operation of DSP[31] ('mul_ln1117', cnn_ap_lp/dense_1.cpp:14) [30]  (3.36 ns)
	'add' operation of DSP[31] ('add_ln1117', cnn_ap_lp/dense_1.cpp:14) [31]  (3.02 ns)
	'getelementptr' operation ('dense_1_weights_V_ad', cnn_ap_lp/dense_1.cpp:14) [33]  (0 ns)
	'load' operation ('dense_1_weights_V_lo', cnn_ap_lp/dense_1.cpp:14) on array 'dense_1_weights_V' [37]  (3.25 ns)

 <State 4>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [35]  (3.25 ns)
	'mul' operation of DSP[41] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [39]  (3.36 ns)
	'add' operation of DSP[41] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [41]  (3.02 ns)
	'add' operation of DSP[58] ('add_ln1192_1', cnn_ap_lp/dense_1.cpp:14) [58]  (3.02 ns)

 <State 5>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_2', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [67]  (3.25 ns)
	'mul' operation of DSP[74] ('mul_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [71]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [74]  (3.02 ns)
	'add' operation of DSP[90] ('add_ln1192_3', cnn_ap_lp/dense_1.cpp:14) [90]  (3.02 ns)

 <State 6>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_4', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [99]  (3.25 ns)
	'mul' operation of DSP[106] ('mul_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [103]  (3.36 ns)
	'add' operation of DSP[106] ('add_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [106]  (3.02 ns)
	'add' operation of DSP[122] ('add_ln1192_5', cnn_ap_lp/dense_1.cpp:14) [122]  (3.02 ns)

 <State 7>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_6', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [131]  (3.25 ns)
	'mul' operation of DSP[138] ('mul_ln1192_6', cnn_ap_lp/dense_1.cpp:14) [135]  (3.36 ns)
	'add' operation of DSP[138] ('add_ln1192_6', cnn_ap_lp/dense_1.cpp:14) [138]  (3.02 ns)
	'add' operation of DSP[154] ('add_ln1192_7', cnn_ap_lp/dense_1.cpp:14) [154]  (3.02 ns)

 <State 8>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_8', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [163]  (3.25 ns)
	'mul' operation of DSP[170] ('mul_ln1192_8', cnn_ap_lp/dense_1.cpp:14) [167]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln1192_8', cnn_ap_lp/dense_1.cpp:14) [170]  (3.02 ns)
	'add' operation of DSP[186] ('add_ln1192_9', cnn_ap_lp/dense_1.cpp:14) [186]  (3.02 ns)

 <State 9>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_10', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [195]  (3.25 ns)
	'mul' operation of DSP[202] ('mul_ln1192_10', cnn_ap_lp/dense_1.cpp:14) [199]  (3.36 ns)
	'add' operation of DSP[202] ('add_ln1192_10', cnn_ap_lp/dense_1.cpp:14) [202]  (3.02 ns)
	'add' operation of DSP[218] ('add_ln1192_11', cnn_ap_lp/dense_1.cpp:14) [218]  (3.02 ns)

 <State 10>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_12', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [227]  (3.25 ns)
	'mul' operation of DSP[234] ('mul_ln1192_12', cnn_ap_lp/dense_1.cpp:14) [231]  (3.36 ns)
	'add' operation of DSP[234] ('add_ln1192_12', cnn_ap_lp/dense_1.cpp:14) [234]  (3.02 ns)
	'add' operation of DSP[250] ('add_ln1192_13', cnn_ap_lp/dense_1.cpp:14) [250]  (3.02 ns)

 <State 11>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_14', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [259]  (3.25 ns)
	'mul' operation of DSP[266] ('mul_ln1192_14', cnn_ap_lp/dense_1.cpp:14) [263]  (3.36 ns)
	'add' operation of DSP[266] ('add_ln1192_14', cnn_ap_lp/dense_1.cpp:14) [266]  (3.02 ns)
	'add' operation of DSP[282] ('add_ln1192_15', cnn_ap_lp/dense_1.cpp:14) [282]  (3.02 ns)

 <State 12>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_16', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [291]  (3.25 ns)
	'mul' operation of DSP[298] ('mul_ln1192_16', cnn_ap_lp/dense_1.cpp:14) [295]  (3.36 ns)
	'add' operation of DSP[298] ('add_ln1192_16', cnn_ap_lp/dense_1.cpp:14) [298]  (3.02 ns)
	'add' operation of DSP[314] ('add_ln1192_17', cnn_ap_lp/dense_1.cpp:14) [314]  (3.02 ns)

 <State 13>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_18', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [323]  (3.25 ns)
	'mul' operation of DSP[330] ('mul_ln1192_18', cnn_ap_lp/dense_1.cpp:14) [327]  (3.36 ns)
	'add' operation of DSP[330] ('add_ln1192_18', cnn_ap_lp/dense_1.cpp:14) [330]  (3.02 ns)
	'add' operation of DSP[346] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [346]  (3.02 ns)

 <State 14>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_20', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [355]  (3.25 ns)
	'mul' operation of DSP[362] ('mul_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [359]  (3.36 ns)
	'add' operation of DSP[362] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [362]  (3.02 ns)
	'add' operation of DSP[378] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [378]  (3.02 ns)

 <State 15>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_22', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [387]  (3.25 ns)
	'mul' operation of DSP[394] ('mul_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [391]  (3.36 ns)
	'add' operation of DSP[394] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [394]  (3.02 ns)
	'add' operation of DSP[410] ('add_ln1192_23', cnn_ap_lp/dense_1.cpp:14) [410]  (3.02 ns)

 <State 16>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_24', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [419]  (3.25 ns)
	'mul' operation of DSP[426] ('mul_ln1192_24', cnn_ap_lp/dense_1.cpp:14) [423]  (3.36 ns)
	'add' operation of DSP[426] ('add_ln1192_24', cnn_ap_lp/dense_1.cpp:14) [426]  (3.02 ns)
	'add' operation of DSP[442] ('add_ln1192_25', cnn_ap_lp/dense_1.cpp:14) [442]  (3.02 ns)

 <State 17>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_26', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [451]  (3.25 ns)
	'mul' operation of DSP[458] ('mul_ln1192_26', cnn_ap_lp/dense_1.cpp:14) [455]  (3.36 ns)
	'add' operation of DSP[458] ('add_ln1192_26', cnn_ap_lp/dense_1.cpp:14) [458]  (3.02 ns)
	'add' operation of DSP[474] ('add_ln1192_27', cnn_ap_lp/dense_1.cpp:14) [474]  (3.02 ns)

 <State 18>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_28', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [483]  (3.25 ns)
	'mul' operation of DSP[490] ('mul_ln1192_28', cnn_ap_lp/dense_1.cpp:14) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192_28', cnn_ap_lp/dense_1.cpp:14) [490]  (3.02 ns)
	'add' operation of DSP[506] ('add_ln1192_29', cnn_ap_lp/dense_1.cpp:14) [506]  (3.02 ns)

 <State 19>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_30', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [515]  (3.25 ns)
	'mul' operation of DSP[522] ('mul_ln1192_30', cnn_ap_lp/dense_1.cpp:14) [519]  (3.36 ns)
	'add' operation of DSP[522] ('add_ln1192_30', cnn_ap_lp/dense_1.cpp:14) [522]  (3.02 ns)
	'add' operation of DSP[538] ('add_ln1192_31', cnn_ap_lp/dense_1.cpp:14) [538]  (3.02 ns)

 <State 20>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_32', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [547]  (3.25 ns)
	'mul' operation of DSP[554] ('mul_ln1192_32', cnn_ap_lp/dense_1.cpp:14) [551]  (3.36 ns)
	'add' operation of DSP[554] ('add_ln1192_32', cnn_ap_lp/dense_1.cpp:14) [554]  (3.02 ns)
	'add' operation of DSP[570] ('add_ln1192_33', cnn_ap_lp/dense_1.cpp:14) [570]  (3.02 ns)

 <State 21>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_34', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [579]  (3.25 ns)
	'mul' operation of DSP[586] ('mul_ln1192_34', cnn_ap_lp/dense_1.cpp:14) [583]  (3.36 ns)
	'add' operation of DSP[586] ('add_ln1192_34', cnn_ap_lp/dense_1.cpp:14) [586]  (3.02 ns)
	'add' operation of DSP[602] ('add_ln1192_35', cnn_ap_lp/dense_1.cpp:14) [602]  (3.02 ns)

 <State 22>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_36', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [611]  (3.25 ns)
	'mul' operation of DSP[618] ('mul_ln1192_36', cnn_ap_lp/dense_1.cpp:14) [615]  (3.36 ns)
	'add' operation of DSP[618] ('add_ln1192_36', cnn_ap_lp/dense_1.cpp:14) [618]  (3.02 ns)
	'add' operation of DSP[634] ('add_ln1192_37', cnn_ap_lp/dense_1.cpp:14) [634]  (3.02 ns)

 <State 23>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_38', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [643]  (3.25 ns)
	'mul' operation of DSP[650] ('mul_ln1192_38', cnn_ap_lp/dense_1.cpp:14) [647]  (3.36 ns)
	'add' operation of DSP[650] ('add_ln1192_38', cnn_ap_lp/dense_1.cpp:14) [650]  (3.02 ns)
	'add' operation of DSP[666] ('add_ln1192_39', cnn_ap_lp/dense_1.cpp:14) [666]  (3.02 ns)

 <State 24>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_40', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [675]  (3.25 ns)
	'mul' operation of DSP[682] ('mul_ln1192_40', cnn_ap_lp/dense_1.cpp:14) [679]  (3.36 ns)
	'add' operation of DSP[682] ('add_ln1192_40', cnn_ap_lp/dense_1.cpp:14) [682]  (3.02 ns)
	'add' operation of DSP[698] ('add_ln1192_41', cnn_ap_lp/dense_1.cpp:14) [698]  (3.02 ns)

 <State 25>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_42', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [707]  (3.25 ns)
	'mul' operation of DSP[714] ('mul_ln1192_42', cnn_ap_lp/dense_1.cpp:14) [711]  (3.36 ns)
	'add' operation of DSP[714] ('add_ln1192_42', cnn_ap_lp/dense_1.cpp:14) [714]  (3.02 ns)
	'add' operation of DSP[730] ('add_ln1192_43', cnn_ap_lp/dense_1.cpp:14) [730]  (3.02 ns)

 <State 26>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_44', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [739]  (3.25 ns)
	'mul' operation of DSP[746] ('mul_ln1192_44', cnn_ap_lp/dense_1.cpp:14) [743]  (3.36 ns)
	'add' operation of DSP[746] ('add_ln1192_44', cnn_ap_lp/dense_1.cpp:14) [746]  (3.02 ns)
	'add' operation of DSP[762] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) [762]  (3.02 ns)

 <State 27>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_46', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [771]  (3.25 ns)
	'mul' operation of DSP[778] ('mul_ln1192_46', cnn_ap_lp/dense_1.cpp:14) [775]  (3.36 ns)
	'add' operation of DSP[778] ('add_ln1192_46', cnn_ap_lp/dense_1.cpp:14) [778]  (3.02 ns)
	'add' operation of DSP[794] ('add_ln1192_47', cnn_ap_lp/dense_1.cpp:14) [794]  (3.02 ns)

 <State 28>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_48', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [803]  (3.25 ns)
	'mul' operation of DSP[810] ('mul_ln1192_48', cnn_ap_lp/dense_1.cpp:14) [807]  (3.36 ns)
	'add' operation of DSP[810] ('add_ln1192_48', cnn_ap_lp/dense_1.cpp:14) [810]  (3.02 ns)
	'add' operation of DSP[826] ('add_ln1192_49', cnn_ap_lp/dense_1.cpp:14) [826]  (3.02 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_bias_V_addr', cnn_ap_lp/dense_1.cpp:17) [831]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_lp/dense_1.cpp:17) on array 'dense_1_bias_V' [832]  (3.25 ns)

 <State 30>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_1.cpp:17) on array 'dense_1_bias_V' [832]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_1.cpp:17) [836]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_1.cpp:19) [840]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_1.cpp:17) of variable 'select_ln19', cnn_ap_lp/dense_1.cpp:19 on array 'dense_1_out_V' [841]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
