
Treasure_Hunt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c82c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de4  0800c9f0  0800c9f0  0000d9f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7d4  0800d7d4  0000f288  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7d4  0800d7d4  0000e7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7dc  0800d7dc  0000f288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7dc  0800d7dc  0000e7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d7e0  0800d7e0  0000e7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000288  20000000  0800d7e4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  20000288  0800da6c  0000f288  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  0800da6c  0000f9b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f288  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022875  00000000  00000000  0000f2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000442a  00000000  00000000  00031b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a38  00000000  00000000  00035f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000143b  00000000  00000000  00037990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ee3c  00000000  00000000  00038dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020401  00000000  00000000  00067c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a7a8  00000000  00000000  00088008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a27b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f70  00000000  00000000  001a2868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001aa7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001aa832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001aa92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000288 	.word	0x20000288
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c9d4 	.word	0x0800c9d4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000028c 	.word	0x2000028c
 80001fc:	0800c9d4 	.word	0x0800c9d4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <generateArray>:
    // Scale sineValue value (4096 - 1)
    return (uint32_t) ((sineValue+1.0f)/2.0f * (float32_t)(precision-1));
}

// Part 2 and Part 3
void generateArray(uint32_t* array, uint32_t precision, uint32_t size) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
    for (uint32_t i = 0; i < size; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
 8000ed8:	e037      	b.n	8000f4a <generateArray+0x82>
        float rad = (float)(2.0f * PI * i / size);
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	ee07 3a90 	vmov	s15, r3
 8000ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000f5c <generateArray+0x94>
 8000ee8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	ee07 3a90 	vmov	s15, r3
 8000ef2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ef6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000efa:	edc7 7a06 	vstr	s15, [r7, #24]
        // Scale sineValue to use (precision - 1) and target 2/3 of 12-bit DAC range
        float sineValue = ((arm_sin_f32(rad) + 1.0f) / 2.0f) * (float)(precision - 1);
 8000efe:	ed97 0a06 	vldr	s0, [r7, #24]
 8000f02:	f008 fe45 	bl	8009b90 <arm_sin_f32>
 8000f06:	eef0 7a40 	vmov.f32	s15, s0
 8000f0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f12:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f16:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	ee07 3a90 	vmov	s15, r3
 8000f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f2a:	edc7 7a05 	vstr	s15, [r7, #20]
        array[i] = (uint32_t)sineValue;
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	4413      	add	r3, r2
 8000f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f3e:	ee17 2a90 	vmov	r2, s15
 8000f42:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < size; i++) {
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	3301      	adds	r3, #1
 8000f48:	61fb      	str	r3, [r7, #28]
 8000f4a:	69fa      	ldr	r2, [r7, #28]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d3c3      	bcc.n	8000eda <generateArray+0x12>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3720      	adds	r7, #32
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40c90fdb 	.word	0x40c90fdb

08000f60 <SaveHighScore>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void SaveHighScore(uint32_t highScore) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
    uint8_t dataToWrite[4];

    // Set the highest bit to indicate that the high score is valid
    highScore |= (1UL << 31);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f6e:	607b      	str	r3, [r7, #4]

    // Convert the high score into a 4-byte array
    dataToWrite[0] = (highScore >> 24) & 0xFF;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	0e1b      	lsrs	r3, r3, #24
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	733b      	strb	r3, [r7, #12]
    dataToWrite[1] = (highScore >> 16) & 0xFF;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	0c1b      	lsrs	r3, r3, #16
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	737b      	strb	r3, [r7, #13]
    dataToWrite[2] = (highScore >> 8) & 0xFF;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	0a1b      	lsrs	r3, r3, #8
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	73bb      	strb	r3, [r7, #14]
    dataToWrite[3] = highScore & 0xFF;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	73fb      	strb	r3, [r7, #15]

    if (BSP_QSPI_Init() != QSPI_OK) {
 8000f8e:	f001 f94d 	bl	800222c <BSP_QSPI_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SaveHighScore+0x3c>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Failed\r\n", 18, HAL_MAX_DELAY);
        Error_Handler();
 8000f98:	f000 ff42 	bl	8001e20 <Error_Handler>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Success\r\n", 20, HAL_MAX_DELAY);
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fa0:	2214      	movs	r2, #20
 8000fa2:	491d      	ldr	r1, [pc, #116]	@ (8001018 <SaveHighScore+0xb8>)
 8000fa4:	481d      	ldr	r0, [pc, #116]	@ (800101c <SaveHighScore+0xbc>)
 8000fa6:	f007 ff47 	bl	8008e38 <HAL_UART_Transmit>

    // Erase the flash sector containing the high score
    if (BSP_QSPI_Erase_Sector(HIGHSCORE_FLASH_ADDRESS) != QSPI_OK) {
 8000faa:	2000      	movs	r0, #0
 8000fac:	f001 fa94 	bl	80024d8 <BSP_QSPI_Erase_Sector>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <SaveHighScore+0x5a>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Erase Failed\r\n", 19, HAL_MAX_DELAY);
        Error_Handler();
 8000fb6:	f000 ff33 	bl	8001e20 <Error_Handler>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Erase Command Sent\r\n", 25, HAL_MAX_DELAY);
 8000fba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fbe:	2219      	movs	r2, #25
 8000fc0:	4917      	ldr	r1, [pc, #92]	@ (8001020 <SaveHighScore+0xc0>)
 8000fc2:	4816      	ldr	r0, [pc, #88]	@ (800101c <SaveHighScore+0xbc>)
 8000fc4:	f007 ff38 	bl	8008e38 <HAL_UART_Transmit>

    // Wait for the erase operation to complete
    while (BSP_QSPI_GetStatus() == QSPI_BUSY) {
 8000fc8:	e002      	b.n	8000fd0 <SaveHighScore+0x70>
        HAL_Delay(10);
 8000fca:	200a      	movs	r0, #10
 8000fcc:	f002 fc30 	bl	8003830 <HAL_Delay>
    while (BSP_QSPI_GetStatus() == QSPI_BUSY) {
 8000fd0:	f001 faca 	bl	8002568 <BSP_QSPI_GetStatus>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d0f7      	beq.n	8000fca <SaveHighScore+0x6a>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Erase Completed\r\n", 23, HAL_MAX_DELAY);
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fde:	2217      	movs	r2, #23
 8000fe0:	4910      	ldr	r1, [pc, #64]	@ (8001024 <SaveHighScore+0xc4>)
 8000fe2:	480e      	ldr	r0, [pc, #56]	@ (800101c <SaveHighScore+0xbc>)
 8000fe4:	f007 ff28 	bl	8008e38 <HAL_UART_Transmit>

    // Write the high score to the flash memory
    if (BSP_QSPI_Write(dataToWrite, HIGHSCORE_FLASH_ADDRESS, sizeof(dataToWrite)) != QSPI_OK) {
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2204      	movs	r2, #4
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 f9eb 	bl	80023cc <BSP_QSPI_Write>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SaveHighScore+0xa0>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Write Failed\r\n", 20, HAL_MAX_DELAY);
        Error_Handler();
 8000ffc:	f000 ff10 	bl	8001e20 <Error_Handler>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"High Score Saved\r\n", 18, HAL_MAX_DELAY);
 8001000:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001004:	2212      	movs	r2, #18
 8001006:	4908      	ldr	r1, [pc, #32]	@ (8001028 <SaveHighScore+0xc8>)
 8001008:	4804      	ldr	r0, [pc, #16]	@ (800101c <SaveHighScore+0xbc>)
 800100a:	f007 ff15 	bl	8008e38 <HAL_UART_Transmit>
}
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	0800c9f0 	.word	0x0800c9f0
 800101c:	20000408 	.word	0x20000408
 8001020:	0800ca04 	.word	0x0800ca04
 8001024:	0800ca20 	.word	0x0800ca20
 8001028:	0800ca38 	.word	0x0800ca38

0800102c <LoadHighScore>:


uint32_t LoadHighScore(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
    uint8_t dataRead[4]; // Buffer to hold the 4 bytes of high score data

    // Initialize QSPI
    if (BSP_QSPI_Init() != QSPI_OK) {
 8001032:	f001 f8fb 	bl	800222c <BSP_QSPI_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <LoadHighScore+0x14>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Failed\r\n", 18, HAL_MAX_DELAY);
        Error_Handler();
 800103c:	f000 fef0 	bl	8001e20 <Error_Handler>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Success\r\n", 20, HAL_MAX_DELAY);
 8001040:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001044:	2214      	movs	r2, #20
 8001046:	4915      	ldr	r1, [pc, #84]	@ (800109c <LoadHighScore+0x70>)
 8001048:	4815      	ldr	r0, [pc, #84]	@ (80010a0 <LoadHighScore+0x74>)
 800104a:	f007 fef5 	bl	8008e38 <HAL_UART_Transmit>

    // Read high score from flash memory
    if (BSP_QSPI_Read(dataRead, HIGHSCORE_FLASH_ADDRESS, sizeof(dataRead)) != QSPI_OK) {
 800104e:	463b      	mov	r3, r7
 8001050:	2204      	movs	r2, #4
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f001 f967 	bl	8002328 <BSP_QSPI_Read>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <LoadHighScore+0x38>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Read Failed\r\n", 19, HAL_MAX_DELAY);
        Error_Handler();
 8001060:	f000 fede 	bl	8001e20 <Error_Handler>
    }

    // Combine the 4 bytes into a 32-bit integer
    uint32_t loadedHighScore = (dataRead[0] << 24) | (dataRead[1] << 16) | (dataRead[2] << 8) | dataRead[3];
 8001064:	783b      	ldrb	r3, [r7, #0]
 8001066:	061a      	lsls	r2, r3, #24
 8001068:	787b      	ldrb	r3, [r7, #1]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	431a      	orrs	r2, r3
 800106e:	78bb      	ldrb	r3, [r7, #2]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	4313      	orrs	r3, r2
 8001074:	78fa      	ldrb	r2, [r7, #3]
 8001076:	4313      	orrs	r3, r2
 8001078:	607b      	str	r3, [r7, #4]

    // Check if the highest bit (bit 31) is set, indicating a valid high score
    if ((loadedHighScore & (1UL << 31)) == 0) {
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	db03      	blt.n	8001088 <LoadHighScore+0x5c>
        // If bit 31 is not set, assume the high score is uninitialized and set it to 1000
        loadedHighScore = 10000;
 8001080:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	e003      	b.n	8001090 <LoadHighScore+0x64>
    } else {
        // Clear the highest bit before using the high score value
        loadedHighScore &= ~(1UL << 31);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800108e:	607b      	str	r3, [r7, #4]
    }

    // Print the high score


    return loadedHighScore; // Return the high score
 8001090:	687b      	ldr	r3, [r7, #4]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	0800c9f0 	.word	0x0800c9f0
 80010a0:	20000408 	.word	0x20000408

080010a4 <SaveSeed>:

void SaveSeed(uint32_t seed) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
    uint8_t dataToWrite[4];

    dataToWrite[0] = (seed >> 24) & 0xFF;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	0e1b      	lsrs	r3, r3, #24
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	733b      	strb	r3, [r7, #12]
    dataToWrite[1] = (seed >> 16) & 0xFF;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	0c1b      	lsrs	r3, r3, #16
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	737b      	strb	r3, [r7, #13]
    dataToWrite[2] = (seed >> 8) & 0xFF;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	0a1b      	lsrs	r3, r3, #8
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	73bb      	strb	r3, [r7, #14]
    dataToWrite[3] = seed & 0xFF;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	73fb      	strb	r3, [r7, #15]

    if (BSP_QSPI_Init() != QSPI_OK) {
 80010ca:	f001 f8af 	bl	800222c <BSP_QSPI_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SaveSeed+0x34>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Failed\r\n", 18, HAL_MAX_DELAY);
        Error_Handler();
 80010d4:	f000 fea4 	bl	8001e20 <Error_Handler>
    }

    if (BSP_QSPI_Erase_Sector(SEED_FLASH_ADDRESS) != QSPI_OK) {
 80010d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80010dc:	f001 f9fc 	bl	80024d8 <BSP_QSPI_Erase_Sector>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d005      	beq.n	80010f2 <SaveSeed+0x4e>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Erase Failed\r\n", 19, HAL_MAX_DELAY);
        Error_Handler();
 80010e6:	f000 fe9b 	bl	8001e20 <Error_Handler>
    }

    while (BSP_QSPI_GetStatus() == QSPI_BUSY) {
 80010ea:	e002      	b.n	80010f2 <SaveSeed+0x4e>
        HAL_Delay(10);
 80010ec:	200a      	movs	r0, #10
 80010ee:	f002 fb9f 	bl	8003830 <HAL_Delay>
    while (BSP_QSPI_GetStatus() == QSPI_BUSY) {
 80010f2:	f001 fa39 	bl	8002568 <BSP_QSPI_GetStatus>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d0f7      	beq.n	80010ec <SaveSeed+0x48>
    }

    if (BSP_QSPI_Write(dataToWrite, SEED_FLASH_ADDRESS, sizeof(dataToWrite)) != QSPI_OK) {
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	2204      	movs	r2, #4
 8001102:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001106:	4618      	mov	r0, r3
 8001108:	f001 f960 	bl	80023cc <BSP_QSPI_Write>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SaveSeed+0x72>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Write Failed\r\n", 20, HAL_MAX_DELAY);
        Error_Handler();
 8001112:	f000 fe85 	bl	8001e20 <Error_Handler>
    }
}
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <LoadSeed>:

uint32_t LoadSeed(void) {
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
    uint8_t dataRead[4];

    if (BSP_QSPI_Init() != QSPI_OK) {
 8001124:	f001 f882 	bl	800222c <BSP_QSPI_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <LoadSeed+0x14>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Init Failed\r\n", 18, HAL_MAX_DELAY);
        Error_Handler();
 800112e:	f000 fe77 	bl	8001e20 <Error_Handler>
    }

    if (BSP_QSPI_Read(dataRead, SEED_FLASH_ADDRESS, sizeof(dataRead)) != QSPI_OK) {
 8001132:	463b      	mov	r3, r7
 8001134:	2204      	movs	r2, #4
 8001136:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800113a:	4618      	mov	r0, r3
 800113c:	f001 f8f4 	bl	8002328 <BSP_QSPI_Read>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <LoadSeed+0x2c>
//        HAL_UART_Transmit(&huart1, (uint8_t *)"QSPI Read Failed\r\n", 19, HAL_MAX_DELAY);
        Error_Handler();
 8001146:	f000 fe6b 	bl	8001e20 <Error_Handler>
    }

    uint32_t seed = (dataRead[0] << 24) | (dataRead[1] << 16) | (dataRead[2] << 8) | dataRead[3];
 800114a:	783b      	ldrb	r3, [r7, #0]
 800114c:	061a      	lsls	r2, r3, #24
 800114e:	787b      	ldrb	r3, [r7, #1]
 8001150:	041b      	lsls	r3, r3, #16
 8001152:	431a      	orrs	r2, r3
 8001154:	78bb      	ldrb	r3, [r7, #2]
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	4313      	orrs	r3, r2
 800115a:	78fa      	ldrb	r2, [r7, #3]
 800115c:	4313      	orrs	r3, r2
 800115e:	607b      	str	r3, [r7, #4]

    if (seed == 0xFFFFFFFF) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001166:	d101      	bne.n	800116c <LoadSeed+0x4e>
        seed = DEFAULT_SEED;
 8001168:	231c      	movs	r3, #28
 800116a:	607b      	str	r3, [r7, #4]
    }

    return seed;
 800116c:	687b      	ldr	r3, [r7, #4]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <DetectMovement>:

int DetectMovement(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	@ 0x50
 800117c:	af00      	add	r7, sp, #0
	// measure
    float gyroData[3];
    int16_t accelData[3];
    BSP_GYRO_GetXYZ(gyroData);
 800117e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001182:	4618      	mov	r0, r3
 8001184:	f001 f83a 	bl	80021fc <BSP_GYRO_GetXYZ>
    BSP_ACCELERO_AccGetXYZ(accelData);
 8001188:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800118c:	4618      	mov	r0, r3
 800118e:	f000 ffdb 	bl	8002148 <BSP_ACCELERO_AccGetXYZ>

    // direction string to print
    int newDirection = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // current time
    uint32_t currentTime = HAL_GetTick();
 8001196:	f002 fb3f 	bl	8003818 <HAL_GetTick>
 800119a:	64b8      	str	r0, [r7, #72]	@ 0x48

    // check tilt
    if (accelData[0] > accelThreshold && gyroData[0] > gyroThreshold) {
 800119c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80011a0:	22c8      	movs	r2, #200	@ 0xc8
 80011a2:	4293      	cmp	r3, r2
 80011a4:	dd0b      	ble.n	80011be <DetectMovement+0x46>
 80011a6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80011aa:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001298 <DetectMovement+0x120>
 80011ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b6:	dd02      	ble.n	80011be <DetectMovement+0x46>
    	newDirection = 1; //up
 80011b8:	2301      	movs	r3, #1
 80011ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011bc:	e03c      	b.n	8001238 <DetectMovement+0xc0>
    } else if (accelData[1] < -accelThreshold && gyroData[1] < -gyroThreshold) {
 80011be:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80011c2:	461a      	mov	r2, r3
 80011c4:	23c8      	movs	r3, #200	@ 0xc8
 80011c6:	425b      	negs	r3, r3
 80011c8:	429a      	cmp	r2, r3
 80011ca:	da0d      	bge.n	80011e8 <DetectMovement+0x70>
 80011cc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80011d0:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8001298 <DetectMovement+0x120>
 80011d4:	eef1 7a67 	vneg.f32	s15, s15
 80011d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	d502      	bpl.n	80011e8 <DetectMovement+0x70>
    	newDirection = 2; //left
 80011e2:	2302      	movs	r3, #2
 80011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011e6:	e027      	b.n	8001238 <DetectMovement+0xc0>
    } else if (accelData[0] < -accelThreshold && gyroData[0] < -gyroThreshold) {
 80011e8:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80011ec:	461a      	mov	r2, r3
 80011ee:	23c8      	movs	r3, #200	@ 0xc8
 80011f0:	425b      	negs	r3, r3
 80011f2:	429a      	cmp	r2, r3
 80011f4:	da0d      	bge.n	8001212 <DetectMovement+0x9a>
 80011f6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80011fa:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8001298 <DetectMovement+0x120>
 80011fe:	eef1 7a67 	vneg.f32	s15, s15
 8001202:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d502      	bpl.n	8001212 <DetectMovement+0x9a>
    	newDirection = 3; //down
 800120c:	2303      	movs	r3, #3
 800120e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001210:	e012      	b.n	8001238 <DetectMovement+0xc0>
    } else if (accelData[1] > accelThreshold && gyroData[1] > gyroThreshold) {
 8001212:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001216:	22c8      	movs	r2, #200	@ 0xc8
 8001218:	4293      	cmp	r3, r2
 800121a:	dd0b      	ble.n	8001234 <DetectMovement+0xbc>
 800121c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001220:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001298 <DetectMovement+0x120>
 8001224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122c:	dd02      	ble.n	8001234 <DetectMovement+0xbc>
    	newDirection = 4; //right
 800122e:	2304      	movs	r3, #4
 8001230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001232:	e001      	b.n	8001238 <DetectMovement+0xc0>
    } else {
    	newDirection = 0; //neutral
 8001234:	2300      	movs	r3, #0
 8001236:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    // only print if change in direction after enough delay (debounce)
    if ((newDirection != currentDirection) && (currentTime - lastChangeTime > debounceTime)) {
 8001238:	4b18      	ldr	r3, [pc, #96]	@ (800129c <DetectMovement+0x124>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800123e:	429a      	cmp	r2, r3
 8001240:	d024      	beq.n	800128c <DetectMovement+0x114>
 8001242:	4b17      	ldr	r3, [pc, #92]	@ (80012a0 <DetectMovement+0x128>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800124e:	4293      	cmp	r3, r2
 8001250:	d91c      	bls.n	800128c <DetectMovement+0x114>
        // update direction
    	currentDirection = newDirection;
 8001252:	4a12      	ldr	r2, [pc, #72]	@ (800129c <DetectMovement+0x124>)
 8001254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001256:	6013      	str	r3, [r2, #0]
        lastChangeTime = currentTime;
 8001258:	4a11      	ldr	r2, [pc, #68]	@ (80012a0 <DetectMovement+0x128>)
 800125a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800125c:	6013      	str	r3, [r2, #0]

        // print, for debug since we'll return direction
        if (currentDirection != 0) {
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <DetectMovement+0x124>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d012      	beq.n	800128c <DetectMovement+0x114>
            char buf[50];
            snprintf(buf, sizeof(buf), "Move %d\r\n", currentDirection);
 8001266:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <DetectMovement+0x124>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4638      	mov	r0, r7
 800126c:	4a0d      	ldr	r2, [pc, #52]	@ (80012a4 <DetectMovement+0x12c>)
 800126e:	2132      	movs	r1, #50	@ 0x32
 8001270:	f009 f92c 	bl	800a4cc <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), HAL_MAX_DELAY);
 8001274:	463b      	mov	r3, r7
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f812 	bl	80002a0 <strlen>
 800127c:	4603      	mov	r3, r0
 800127e:	b29a      	uxth	r2, r3
 8001280:	4639      	mov	r1, r7
 8001282:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001286:	4808      	ldr	r0, [pc, #32]	@ (80012a8 <DetectMovement+0x130>)
 8001288:	f007 fdd6 	bl	8008e38 <HAL_UART_Transmit>
        }
    }

    return currentDirection;
 800128c:	4b03      	ldr	r3, [pc, #12]	@ (800129c <DetectMovement+0x124>)
 800128e:	681b      	ldr	r3, [r3, #0]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3750      	adds	r7, #80	@ 0x50
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	447a0000 	.word	0x447a0000
 800129c:	20000764 	.word	0x20000764
 80012a0:	20000768 	.word	0x20000768
 80012a4:	0800ca4c 	.word	0x0800ca4c
 80012a8:	20000408 	.word	0x20000408

080012ac <PrintTreasureGrid>:
        HAL_UART_Transmit(&huart1, (uint8_t *)displayBuffer, strlen(displayBuffer), HAL_MAX_DELAY);
        HAL_UART_Transmit(&huart1, (uint8_t *)newline, strlen(newline), HAL_MAX_DELAY);
    }
}

void PrintTreasureGrid(void) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b0ac      	sub	sp, #176	@ 0xb0
 80012b0:	af00      	add	r7, sp, #0
    const char newline[] = "\r\n";
 80012b2:	4a63      	ldr	r2, [pc, #396]	@ (8001440 <PrintTreasureGrid+0x194>)
 80012b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012b8:	6812      	ldr	r2, [r2, #0]
 80012ba:	4611      	mov	r1, r2
 80012bc:	8019      	strh	r1, [r3, #0]
 80012be:	3302      	adds	r3, #2
 80012c0:	0c12      	lsrs	r2, r2, #16
 80012c2:	701a      	strb	r2, [r3, #0]
    char grid[4][4];
    char treasureBuffer[32];
    char displayBuffer[64];  // Buffer to send rows over UART

    // Initialize the grid with '.' for empty spaces
    for (int i = 0; i < 4; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80012ca:	e01c      	b.n	8001306 <PrintTreasureGrid+0x5a>
        for (int j = 0; j < 4; j++) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80012d2:	e00f      	b.n	80012f4 <PrintTreasureGrid+0x48>
            grid[i][j] = '.';
 80012d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	33b0      	adds	r3, #176	@ 0xb0
 80012dc:	19da      	adds	r2, r3, r7
 80012de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012e2:	4413      	add	r3, r2
 80012e4:	3b24      	subs	r3, #36	@ 0x24
 80012e6:	222e      	movs	r2, #46	@ 0x2e
 80012e8:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 4; j++) {
 80012ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012ee:	3301      	adds	r3, #1
 80012f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80012f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	ddeb      	ble.n	80012d4 <PrintTreasureGrid+0x28>
    for (int i = 0; i < 4; i++) {
 80012fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001300:	3301      	adds	r3, #1
 8001302:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800130a:	2b03      	cmp	r3, #3
 800130c:	ddde      	ble.n	80012cc <PrintTreasureGrid+0x20>
        }
    }

    // Set the treasure ('x') and player ('*') locations
//    grid[treasureRow][treasureCol] = 'x'; // Treasure location
    grid[playerRow][playerCol] = '*';    // Player location
 800130e:	4b4d      	ldr	r3, [pc, #308]	@ (8001444 <PrintTreasureGrid+0x198>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b4d      	ldr	r3, [pc, #308]	@ (8001448 <PrintTreasureGrid+0x19c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	0092      	lsls	r2, r2, #2
 8001318:	32b0      	adds	r2, #176	@ 0xb0
 800131a:	443a      	add	r2, r7
 800131c:	4413      	add	r3, r2
 800131e:	3b24      	subs	r3, #36	@ 0x24
 8001320:	222a      	movs	r2, #42	@ 0x2a
 8001322:	701a      	strb	r2, [r3, #0]
    // Log the treasure's location internally
//    snprintf(treasureBuffer, sizeof(treasureBuffer), "Treasure is at: [%d, %d]\r\n", treasureRow + 1, treasureCol + 1);
//    HAL_UART_Transmit(&huart1, (uint8_t *)treasureBuffer, strlen(treasureBuffer), HAL_MAX_DELAY);

    // Transmit the grid with borders
    for (int i = 0; i <= 4; i++) {  // Includes the top and bottom border
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800132a:	e07f      	b.n	800142c <PrintTreasureGrid+0x180>
        if (i == 0) {
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d115      	bne.n	8001360 <PrintTreasureGrid+0xb4>
            // Transmit the top/bottom border
            snprintf(displayBuffer, sizeof(displayBuffer), "+---+---+---+---+\r\n");
 8001334:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001338:	4a44      	ldr	r2, [pc, #272]	@ (800144c <PrintTreasureGrid+0x1a0>)
 800133a:	2140      	movs	r1, #64	@ 0x40
 800133c:	4618      	mov	r0, r3
 800133e:	f009 f8c5 	bl	800a4cc <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)displayBuffer, strlen(displayBuffer), HAL_MAX_DELAY);
 8001342:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001346:	4618      	mov	r0, r3
 8001348:	f7fe ffaa 	bl	80002a0 <strlen>
 800134c:	4603      	mov	r3, r0
 800134e:	b29a      	uxth	r2, r3
 8001350:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001354:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001358:	483d      	ldr	r0, [pc, #244]	@ (8001450 <PrintTreasureGrid+0x1a4>)
 800135a:	f007 fd6d 	bl	8008e38 <HAL_UART_Transmit>
 800135e:	e060      	b.n	8001422 <PrintTreasureGrid+0x176>
        } else {
            // Transmit a row with cell separators
            char rowBuffer[32] = "|";  // Start with the first border
 8001360:	237c      	movs	r3, #124	@ 0x7c
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	f107 0308 	add.w	r3, r7, #8
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
 8001374:	615a      	str	r2, [r3, #20]
 8001376:	619a      	str	r2, [r3, #24]
            for (int j = 0; j < 4; j++) {
 8001378:	2300      	movs	r3, #0
 800137a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800137e:	e022      	b.n	80013c6 <PrintTreasureGrid+0x11a>
                char cell[8];
                snprintf(cell, sizeof(cell), " %c |", grid[i - 1][j]);  // Add cell content with separators
 8001380:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001384:	3b01      	subs	r3, #1
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	33b0      	adds	r3, #176	@ 0xb0
 800138a:	19da      	adds	r2, r3, r7
 800138c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001390:	4413      	add	r3, r2
 8001392:	3b24      	subs	r3, #36	@ 0x24
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800139a:	4a2e      	ldr	r2, [pc, #184]	@ (8001454 <PrintTreasureGrid+0x1a8>)
 800139c:	2108      	movs	r1, #8
 800139e:	f009 f895 	bl	800a4cc <sniprintf>
                strncat(rowBuffer, cell, sizeof(rowBuffer) - strlen(rowBuffer) - 1);
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7fe ff7b 	bl	80002a0 <strlen>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f1c3 021f 	rsb	r2, r3, #31
 80013b0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	4618      	mov	r0, r3
 80013b8:	f009 f9ea 	bl	800a790 <strncat>
            for (int j = 0; j < 4; j++) {
 80013bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013c0:	3301      	adds	r3, #1
 80013c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013ca:	2b03      	cmp	r3, #3
 80013cc:	ddd8      	ble.n	8001380 <PrintTreasureGrid+0xd4>
            }
            snprintf(displayBuffer, sizeof(displayBuffer), "%s\r\n", rowBuffer);
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80013d4:	4a20      	ldr	r2, [pc, #128]	@ (8001458 <PrintTreasureGrid+0x1ac>)
 80013d6:	2140      	movs	r1, #64	@ 0x40
 80013d8:	f009 f878 	bl	800a4cc <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)displayBuffer, strlen(displayBuffer), HAL_MAX_DELAY);
 80013dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7fe ff5d 	bl	80002a0 <strlen>
 80013e6:	4603      	mov	r3, r0
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013f2:	4817      	ldr	r0, [pc, #92]	@ (8001450 <PrintTreasureGrid+0x1a4>)
 80013f4:	f007 fd20 	bl	8008e38 <HAL_UART_Transmit>

            // Transmit the horizontal separator
            snprintf(displayBuffer, sizeof(displayBuffer), "+---+---+---+---+\r\n");
 80013f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013fc:	4a13      	ldr	r2, [pc, #76]	@ (800144c <PrintTreasureGrid+0x1a0>)
 80013fe:	2140      	movs	r1, #64	@ 0x40
 8001400:	4618      	mov	r0, r3
 8001402:	f009 f863 	bl	800a4cc <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)displayBuffer, strlen(displayBuffer), HAL_MAX_DELAY);
 8001406:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800140a:	4618      	mov	r0, r3
 800140c:	f7fe ff48 	bl	80002a0 <strlen>
 8001410:	4603      	mov	r3, r0
 8001412:	b29a      	uxth	r2, r3
 8001414:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001418:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800141c:	480c      	ldr	r0, [pc, #48]	@ (8001450 <PrintTreasureGrid+0x1a4>)
 800141e:	f007 fd0b 	bl	8008e38 <HAL_UART_Transmit>
    for (int i = 0; i <= 4; i++) {  // Includes the top and bottom border
 8001422:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001426:	3301      	adds	r3, #1
 8001428:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800142c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001430:	2b04      	cmp	r3, #4
 8001432:	f77f af7b 	ble.w	800132c <PrintTreasureGrid+0x80>
        }
    }
}
 8001436:	bf00      	nop
 8001438:	bf00      	nop
 800143a:	37b0      	adds	r7, #176	@ 0xb0
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	0800ca58 	.word	0x0800ca58
 8001444:	2000075c 	.word	0x2000075c
 8001448:	20000760 	.word	0x20000760
 800144c:	0800ca5c 	.word	0x0800ca5c
 8001450:	20000408 	.word	0x20000408
 8001454:	0800ca70 	.word	0x0800ca70
 8001458:	0800ca78 	.word	0x0800ca78

0800145c <Move>:


void Move(void) {
 800145c:	b5b0      	push	{r4, r5, r7, lr}
 800145e:	b0c6      	sub	sp, #280	@ 0x118
 8001460:	af02      	add	r7, sp, #8
    int movement = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    // wait to get a valid direction (not none)
    while (movement == 0) {
 8001468:	e006      	b.n	8001478 <Move+0x1c>
        movement = DetectMovement();
 800146a:	f7ff fe85 	bl	8001178 <DetectMovement>
 800146e:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
        HAL_Delay(50);
 8001472:	2032      	movs	r0, #50	@ 0x32
 8001474:	f002 f9dc 	bl	8003830 <HAL_Delay>
    while (movement == 0) {
 8001478:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0f4      	beq.n	800146a <Move+0xe>
    }

    // move
    switch (movement) {
 8001480:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001484:	3b01      	subs	r3, #1
 8001486:	2b03      	cmp	r3, #3
 8001488:	d846      	bhi.n	8001518 <Move+0xbc>
 800148a:	a201      	add	r2, pc, #4	@ (adr r2, 8001490 <Move+0x34>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	080014fb 	.word	0x080014fb
 8001494:	080014a1 	.word	0x080014a1
 8001498:	080014bf 	.word	0x080014bf
 800149c:	080014dd 	.word	0x080014dd
        case 2: // up
            if (playerRow > 0) {
 80014a0:	4b9c      	ldr	r3, [pc, #624]	@ (8001714 <Move+0x2b8>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	dd39      	ble.n	800151c <Move+0xc0>
                playerRow--;
 80014a8:	4b9a      	ldr	r3, [pc, #616]	@ (8001714 <Move+0x2b8>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	4a99      	ldr	r2, [pc, #612]	@ (8001714 <Move+0x2b8>)
 80014b0:	6013      	str	r3, [r2, #0]
                counter++;
 80014b2:	4b99      	ldr	r3, [pc, #612]	@ (8001718 <Move+0x2bc>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a97      	ldr	r2, [pc, #604]	@ (8001718 <Move+0x2bc>)
 80014ba:	6013      	str	r3, [r2, #0]
            }
            break;
 80014bc:	e02e      	b.n	800151c <Move+0xc0>
        case 3: // right
            if (playerCol < 3) {
 80014be:	4b97      	ldr	r3, [pc, #604]	@ (800171c <Move+0x2c0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	dc2c      	bgt.n	8001520 <Move+0xc4>
                playerCol++;
 80014c6:	4b95      	ldr	r3, [pc, #596]	@ (800171c <Move+0x2c0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4a93      	ldr	r2, [pc, #588]	@ (800171c <Move+0x2c0>)
 80014ce:	6013      	str	r3, [r2, #0]
                counter++;
 80014d0:	4b91      	ldr	r3, [pc, #580]	@ (8001718 <Move+0x2bc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a90      	ldr	r2, [pc, #576]	@ (8001718 <Move+0x2bc>)
 80014d8:	6013      	str	r3, [r2, #0]
            }
            break;
 80014da:	e021      	b.n	8001520 <Move+0xc4>
        case 4: // down
            if (playerRow < 3) {
 80014dc:	4b8d      	ldr	r3, [pc, #564]	@ (8001714 <Move+0x2b8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	dc1f      	bgt.n	8001524 <Move+0xc8>
                playerRow++;
 80014e4:	4b8b      	ldr	r3, [pc, #556]	@ (8001714 <Move+0x2b8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3301      	adds	r3, #1
 80014ea:	4a8a      	ldr	r2, [pc, #552]	@ (8001714 <Move+0x2b8>)
 80014ec:	6013      	str	r3, [r2, #0]
                counter++;
 80014ee:	4b8a      	ldr	r3, [pc, #552]	@ (8001718 <Move+0x2bc>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3301      	adds	r3, #1
 80014f4:	4a88      	ldr	r2, [pc, #544]	@ (8001718 <Move+0x2bc>)
 80014f6:	6013      	str	r3, [r2, #0]
            }
            break;
 80014f8:	e014      	b.n	8001524 <Move+0xc8>
        case 1: // left
            if (playerCol > 0) {
 80014fa:	4b88      	ldr	r3, [pc, #544]	@ (800171c <Move+0x2c0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	dd12      	ble.n	8001528 <Move+0xcc>
                playerCol--;
 8001502:	4b86      	ldr	r3, [pc, #536]	@ (800171c <Move+0x2c0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3b01      	subs	r3, #1
 8001508:	4a84      	ldr	r2, [pc, #528]	@ (800171c <Move+0x2c0>)
 800150a:	6013      	str	r3, [r2, #0]
                counter++;
 800150c:	4b82      	ldr	r3, [pc, #520]	@ (8001718 <Move+0x2bc>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3301      	adds	r3, #1
 8001512:	4a81      	ldr	r2, [pc, #516]	@ (8001718 <Move+0x2bc>)
 8001514:	6013      	str	r3, [r2, #0]
            }
            break;
 8001516:	e007      	b.n	8001528 <Move+0xcc>
        default:
            break;
 8001518:	bf00      	nop
 800151a:	e006      	b.n	800152a <Move+0xce>
            break;
 800151c:	bf00      	nop
 800151e:	e004      	b.n	800152a <Move+0xce>
            break;
 8001520:	bf00      	nop
 8001522:	e002      	b.n	800152a <Move+0xce>
            break;
 8001524:	bf00      	nop
 8001526:	e000      	b.n	800152a <Move+0xce>
            break;
 8001528:	bf00      	nop
    }

    // show new map
    PrintTreasureGrid();
 800152a:	f7ff febf 	bl	80012ac <PrintTreasureGrid>

    // print the updated number of moves
    char counterBuffer[50];
    snprintf(counterBuffer, sizeof(counterBuffer), "Moves made: %d\r\n", counter);
 800152e:	4b7a      	ldr	r3, [pc, #488]	@ (8001718 <Move+0x2bc>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f107 00cc 	add.w	r0, r7, #204	@ 0xcc
 8001536:	4a7a      	ldr	r2, [pc, #488]	@ (8001720 <Move+0x2c4>)
 8001538:	2132      	movs	r1, #50	@ 0x32
 800153a:	f008 ffc7 	bl	800a4cc <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)counterBuffer, strlen(counterBuffer), HAL_MAX_DELAY);
 800153e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001542:	4618      	mov	r0, r3
 8001544:	f7fe feac 	bl	80002a0 <strlen>
 8001548:	4603      	mov	r3, r0
 800154a:	b29a      	uxth	r2, r3
 800154c:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 8001550:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001554:	4873      	ldr	r0, [pc, #460]	@ (8001724 <Move+0x2c8>)
 8001556:	f007 fc6f 	bl	8008e38 <HAL_UART_Transmit>

    // check if on treasure
    if (playerRow == treasureRow && playerCol == treasureCol) {
 800155a:	4b6e      	ldr	r3, [pc, #440]	@ (8001714 <Move+0x2b8>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4b72      	ldr	r3, [pc, #456]	@ (8001728 <Move+0x2cc>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d164      	bne.n	8001630 <Move+0x1d4>
 8001566:	4b6d      	ldr	r3, [pc, #436]	@ (800171c <Move+0x2c0>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4b70      	ldr	r3, [pc, #448]	@ (800172c <Move+0x2d0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d15e      	bne.n	8001630 <Move+0x1d4>
        const char winMessage[] = "You found the treasure!\r\n";
 8001572:	4b6f      	ldr	r3, [pc, #444]	@ (8001730 <Move+0x2d4>)
 8001574:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8001578:	461d      	mov	r5, r3
 800157a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800157c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800157e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001582:	c403      	stmia	r4!, {r0, r1}
 8001584:	8022      	strh	r2, [r4, #0]
        HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 8001586:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 800158a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800158e:	2219      	movs	r2, #25
 8001590:	4864      	ldr	r0, [pc, #400]	@ (8001724 <Move+0x2c8>)
 8001592:	f007 fc51 	bl	8008e38 <HAL_UART_Transmit>
        HAL_Delay(1000);
 8001596:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800159a:	f002 f949 	bl	8003830 <HAL_Delay>

        if(counter < LoadHighScore()){
 800159e:	f7ff fd45 	bl	800102c <LoadHighScore>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4b5c      	ldr	r3, [pc, #368]	@ (8001718 <Move+0x2bc>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d904      	bls.n	80015b6 <Move+0x15a>

        SaveHighScore(counter);
 80015ac:	4b5a      	ldr	r3, [pc, #360]	@ (8001718 <Move+0x2bc>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fcd5 	bl	8000f60 <SaveHighScore>





        for(int i = 0; i< victoryLength; i++){
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80015bc:	e02a      	b.n	8001614 <Move+0x1b8>


         uint32_t nextNote = victoryMelody[i]; // Get the current note
 80015be:	4a5d      	ldr	r2, [pc, #372]	@ (8001734 <Move+0x2d8>)
 80015c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80015c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
   	     uint32_t duration = victoryDurations[i]; // Get the current duration
 80015cc:	4a5a      	ldr	r2, [pc, #360]	@ (8001738 <Move+0x2dc>)
 80015ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80015d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

   	     // Stop the current DMA for buffer
   	     HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80015da:	2100      	movs	r1, #0
 80015dc:	4857      	ldr	r0, [pc, #348]	@ (800173c <Move+0x2e0>)
 80015de:	f002 fb1b 	bl	8003c18 <HAL_DAC_Stop_DMA>

   	     // Start DMA with the new note
   	     HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, notes[nextNote], array_size[nextNote], DAC_ALIGN_12B_R);
 80015e2:	4a57      	ldr	r2, [pc, #348]	@ (8001740 <Move+0x2e4>)
 80015e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015ec:	4955      	ldr	r1, [pc, #340]	@ (8001744 <Move+0x2e8>)
 80015ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015f6:	2100      	movs	r1, #0
 80015f8:	9100      	str	r1, [sp, #0]
 80015fa:	2100      	movs	r1, #0
 80015fc:	484f      	ldr	r0, [pc, #316]	@ (800173c <Move+0x2e0>)
 80015fe:	f002 fa3f 	bl	8003a80 <HAL_DAC_Start_DMA>

   	     // Add a delay for the note duration
   	     HAL_Delay(duration);
 8001602:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001606:	f002 f913 	bl	8003830 <HAL_Delay>
        for(int i = 0; i< victoryLength; i++){
 800160a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800160e:	3301      	adds	r3, #1
 8001610:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001614:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001618:	4b4b      	ldr	r3, [pc, #300]	@ (8001748 <Move+0x2ec>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d3ce      	bcc.n	80015be <Move+0x162>
        }

        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001620:	2100      	movs	r1, #0
 8001622:	4846      	ldr	r0, [pc, #280]	@ (800173c <Move+0x2e0>)
 8001624:	f002 faf8 	bl	8003c18 <HAL_DAC_Stop_DMA>
        gameover = 1;
 8001628:	4b48      	ldr	r3, [pc, #288]	@ (800174c <Move+0x2f0>)
 800162a:	2201      	movs	r2, #1
 800162c:	601a      	str	r2, [r3, #0]
    if (playerRow == treasureRow && playerCol == treasureCol) {
 800162e:	e0fc      	b.n	800182a <Move+0x3ce>
   	     // Increment the index to play the next note

        // maybe reset here?
    }
    else {
    	if (playerRow > treasureRow && playerCol > treasureCol) {
 8001630:	4b38      	ldr	r3, [pc, #224]	@ (8001714 <Move+0x2b8>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b3c      	ldr	r3, [pc, #240]	@ (8001728 <Move+0x2cc>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	dd24      	ble.n	8001686 <Move+0x22a>
 800163c:	4b37      	ldr	r3, [pc, #220]	@ (800171c <Move+0x2c0>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b3a      	ldr	r3, [pc, #232]	@ (800172c <Move+0x2d0>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	dd1e      	ble.n	8001686 <Move+0x22a>
    		const char winMessage[] = "The treasure further up, maybe left?\r\n";
 8001648:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800164c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001650:	4a3f      	ldr	r2, [pc, #252]	@ (8001750 <Move+0x2f4>)
 8001652:	461c      	mov	r4, r3
 8001654:	4615      	mov	r5, r2
 8001656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800165a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800165c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800165e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001662:	6020      	str	r0, [r4, #0]
 8001664:	3404      	adds	r4, #4
 8001666:	8021      	strh	r1, [r4, #0]
 8001668:	3402      	adds	r4, #2
 800166a:	0c0b      	lsrs	r3, r1, #16
 800166c:	7023      	strb	r3, [r4, #0]
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 800166e:	1d39      	adds	r1, r7, #4
 8001670:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001674:	2226      	movs	r2, #38	@ 0x26
 8001676:	482b      	ldr	r0, [pc, #172]	@ (8001724 <Move+0x2c8>)
 8001678:	f007 fbde 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 800167c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001680:	f002 f8d6 	bl	8003830 <HAL_Delay>
    	if (playerRow > treasureRow && playerCol > treasureCol) {
 8001684:	e0d1      	b.n	800182a <Move+0x3ce>
    	}
    	else if(playerRow > treasureRow && playerCol < treasureCol) {
 8001686:	4b23      	ldr	r3, [pc, #140]	@ (8001714 <Move+0x2b8>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <Move+0x2cc>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	dd1c      	ble.n	80016cc <Move+0x270>
 8001692:	4b22      	ldr	r3, [pc, #136]	@ (800171c <Move+0x2c0>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	4b25      	ldr	r3, [pc, #148]	@ (800172c <Move+0x2d0>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	da16      	bge.n	80016cc <Move+0x270>
    		const char winMessage[] = "You should go right up:))\r\n";
 800169e:	4b2d      	ldr	r3, [pc, #180]	@ (8001754 <Move+0x2f8>)
 80016a0:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 80016a4:	461d      	mov	r5, r3
 80016a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 80016b2:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016ba:	221b      	movs	r2, #27
 80016bc:	4819      	ldr	r0, [pc, #100]	@ (8001724 <Move+0x2c8>)
 80016be:	f007 fbbb 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 80016c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016c6:	f002 f8b3 	bl	8003830 <HAL_Delay>
    	else if(playerRow > treasureRow && playerCol < treasureCol) {
 80016ca:	e0ae      	b.n	800182a <Move+0x3ce>
    	}
    	else if(playerRow < treasureRow && playerCol > treasureCol) {
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <Move+0x2b8>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <Move+0x2cc>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	da41      	bge.n	800175c <Move+0x300>
 80016d8:	4b10      	ldr	r3, [pc, #64]	@ (800171c <Move+0x2c0>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4b13      	ldr	r3, [pc, #76]	@ (800172c <Move+0x2d0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	dd3b      	ble.n	800175c <Move+0x300>
    		const char winMessage[] = "going up is not ~right~\r\n";
 80016e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001758 <Move+0x2fc>)
 80016e6:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 80016ea:	461d      	mov	r5, r3
 80016ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016f4:	c403      	stmia	r4!, {r0, r1}
 80016f6:	8022      	strh	r2, [r4, #0]
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 80016f8:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80016fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001700:	2219      	movs	r2, #25
 8001702:	4808      	ldr	r0, [pc, #32]	@ (8001724 <Move+0x2c8>)
 8001704:	f007 fb98 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 8001708:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800170c:	f002 f890 	bl	8003830 <HAL_Delay>
    	else if(playerRow < treasureRow && playerCol > treasureCol) {
 8001710:	e08b      	b.n	800182a <Move+0x3ce>
 8001712:	bf00      	nop
 8001714:	2000075c 	.word	0x2000075c
 8001718:	2000049c 	.word	0x2000049c
 800171c:	20000760 	.word	0x20000760
 8001720:	0800ca80 	.word	0x0800ca80
 8001724:	20000408 	.word	0x20000408
 8001728:	20000754 	.word	0x20000754
 800172c:	20000758 	.word	0x20000758
 8001730:	0800ca94 	.word	0x0800ca94
 8001734:	20000010 	.word	0x20000010
 8001738:	2000002c 	.word	0x2000002c
 800173c:	200002a4 	.word	0x200002a4
 8001740:	20000744 	.word	0x20000744
 8001744:	20000000 	.word	0x20000000
 8001748:	20000048 	.word	0x20000048
 800174c:	200004a0 	.word	0x200004a0
 8001750:	0800cab0 	.word	0x0800cab0
 8001754:	0800cad8 	.word	0x0800cad8
 8001758:	0800caf4 	.word	0x0800caf4
    	}
    	else if(playerRow < treasureRow && playerCol < treasureCol) {
 800175c:	4b35      	ldr	r3, [pc, #212]	@ (8001834 <Move+0x3d8>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b35      	ldr	r3, [pc, #212]	@ (8001838 <Move+0x3dc>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	429a      	cmp	r2, r3
 8001766:	da20      	bge.n	80017aa <Move+0x34e>
 8001768:	4b34      	ldr	r3, [pc, #208]	@ (800183c <Move+0x3e0>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4b34      	ldr	r3, [pc, #208]	@ (8001840 <Move+0x3e4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	da1a      	bge.n	80017aa <Move+0x34e>
    		const char winMessage[] = "further down, right?\r\n";
 8001774:	4b33      	ldr	r3, [pc, #204]	@ (8001844 <Move+0x3e8>)
 8001776:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 800177a:	461d      	mov	r5, r3
 800177c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800177e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001780:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001784:	6020      	str	r0, [r4, #0]
 8001786:	3404      	adds	r4, #4
 8001788:	8021      	strh	r1, [r4, #0]
 800178a:	3402      	adds	r4, #2
 800178c:	0c0b      	lsrs	r3, r1, #16
 800178e:	7023      	strb	r3, [r4, #0]
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 8001790:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001794:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001798:	2216      	movs	r2, #22
 800179a:	482b      	ldr	r0, [pc, #172]	@ (8001848 <Move+0x3ec>)
 800179c:	f007 fb4c 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 80017a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017a4:	f002 f844 	bl	8003830 <HAL_Delay>
    	else if(playerRow < treasureRow && playerCol < treasureCol) {
 80017a8:	e03f      	b.n	800182a <Move+0x3ce>
    	}
    	else if(playerRow == treasureRow) {
 80017aa:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <Move+0x3d8>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <Move+0x3dc>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d116      	bne.n	80017e4 <Move+0x388>
    		const char winMessage[] = "you're at the right level!\r\n";
 80017b6:	4b25      	ldr	r3, [pc, #148]	@ (800184c <Move+0x3f0>)
 80017b8:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80017bc:	461d      	mov	r5, r3
 80017be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017c2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017c6:	c407      	stmia	r4!, {r0, r1, r2}
 80017c8:	7023      	strb	r3, [r4, #0]
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 80017ca:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017d2:	221c      	movs	r2, #28
 80017d4:	481c      	ldr	r0, [pc, #112]	@ (8001848 <Move+0x3ec>)
 80017d6:	f007 fb2f 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 80017da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017de:	f002 f827 	bl	8003830 <HAL_Delay>
    		const char winMessage[] = "you should keep climbing up, or maybe down? you decide.\r\n";
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
    		HAL_Delay(1000);
    	}
    }
}
 80017e2:	e022      	b.n	800182a <Move+0x3ce>
    	else if(playerCol == treasureCol) {
 80017e4:	4b15      	ldr	r3, [pc, #84]	@ (800183c <Move+0x3e0>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <Move+0x3e4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d11c      	bne.n	800182a <Move+0x3ce>
    		const char winMessage[] = "you should keep climbing up, or maybe down? you decide.\r\n";
 80017f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80017f4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80017f8:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <Move+0x3f4>)
 80017fa:	461c      	mov	r4, r3
 80017fc:	4615      	mov	r5, r2
 80017fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001806:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001808:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800180e:	c403      	stmia	r4!, {r0, r1}
 8001810:	8022      	strh	r2, [r4, #0]
    		HAL_UART_Transmit(&huart1, (uint8_t *)winMessage, strlen(winMessage), HAL_MAX_DELAY);
 8001812:	1d39      	adds	r1, r7, #4
 8001814:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001818:	2239      	movs	r2, #57	@ 0x39
 800181a:	480b      	ldr	r0, [pc, #44]	@ (8001848 <Move+0x3ec>)
 800181c:	f007 fb0c 	bl	8008e38 <HAL_UART_Transmit>
    		HAL_Delay(1000);
 8001820:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001824:	f002 f804 	bl	8003830 <HAL_Delay>
}
 8001828:	e7ff      	b.n	800182a <Move+0x3ce>
 800182a:	bf00      	nop
 800182c:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001830:	46bd      	mov	sp, r7
 8001832:	bdb0      	pop	{r4, r5, r7, pc}
 8001834:	2000075c 	.word	0x2000075c
 8001838:	20000754 	.word	0x20000754
 800183c:	20000760 	.word	0x20000760
 8001840:	20000758 	.word	0x20000758
 8001844:	0800cb10 	.word	0x0800cb10
 8001848:	20000408 	.word	0x20000408
 800184c:	0800cb28 	.word	0x0800cb28
 8001850:	0800cb48 	.word	0x0800cb48

08001854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b092      	sub	sp, #72	@ 0x48
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185a:	f001 ffb1 	bl	80037c0 <HAL_Init>

  /* USER CODE BEGIN Init */

  uint32_t seed = LoadSeed();
 800185e:	f7ff fc5e 	bl	800111e <LoadSeed>
 8001862:	6438      	str	r0, [r7, #64]	@ 0x40
      srand(seed);
 8001864:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001866:	f008 fe65 	bl	800a534 <srand>
      uint32_t nextSeed = rand();
 800186a:	f008 fe91 	bl	800a590 <rand>
 800186e:	4603      	mov	r3, r0
 8001870:	63fb      	str	r3, [r7, #60]	@ 0x3c
      SaveSeed(nextSeed);
 8001872:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001874:	f7ff fc16 	bl	80010a4 <SaveSeed>
      treasureRow = rand() % 4; // Random row (0-3)
 8001878:	f008 fe8a 	bl	800a590 <rand>
 800187c:	4603      	mov	r3, r0
 800187e:	425a      	negs	r2, r3
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	f002 0203 	and.w	r2, r2, #3
 8001888:	bf58      	it	pl
 800188a:	4253      	negpl	r3, r2
 800188c:	4a3d      	ldr	r2, [pc, #244]	@ (8001984 <main+0x130>)
 800188e:	6013      	str	r3, [r2, #0]
      treasureCol = rand() % 4; // Random column (0-3)
 8001890:	f008 fe7e 	bl	800a590 <rand>
 8001894:	4603      	mov	r3, r0
 8001896:	425a      	negs	r2, r3
 8001898:	f003 0303 	and.w	r3, r3, #3
 800189c:	f002 0203 	and.w	r2, r2, #3
 80018a0:	bf58      	it	pl
 80018a2:	4253      	negpl	r3, r2
 80018a4:	4a38      	ldr	r2, [pc, #224]	@ (8001988 <main+0x134>)
 80018a6:	6013      	str	r3, [r2, #0]
//  uint32_t resetHS = 1000;
//  SaveHighScore(resetHS);
  BSP_GYRO_Init();
 80018a8:	f000 fc66 	bl	8002178 <BSP_GYRO_Init>
  BSP_ACCELERO_Init();
 80018ac:	f000 fc0e 	bl	80020cc <BSP_ACCELERO_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b0:	f000 f880 	bl	80019b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018b4:	f000 fa72 	bl	8001d9c <MX_GPIO_Init>
  MX_DMA_Init();
 80018b8:	f000 fa46 	bl	8001d48 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80018bc:	f000 f9f8 	bl	8001cb0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80018c0:	f000 f9a2 	bl	8001c08 <MX_TIM2_Init>
  MX_DAC1_Init();
 80018c4:	f000 f8c8 	bl	8001a58 <MX_DAC1_Init>
  MX_I2C1_Init();
 80018c8:	f000 f908 	bl	8001adc <MX_I2C1_Init>
  MX_OCTOSPI1_Init();
 80018cc:	f000 f946 	bl	8001b5c <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  notes[0] = C6;
 80018d0:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <main+0x138>)
 80018d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001990 <main+0x13c>)
 80018d4:	601a      	str	r2, [r3, #0]
   notes[1] = D6;
 80018d6:	4b2d      	ldr	r3, [pc, #180]	@ (800198c <main+0x138>)
 80018d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001994 <main+0x140>)
 80018da:	605a      	str	r2, [r3, #4]
   notes[2] = E6;
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <main+0x138>)
 80018de:	4a2e      	ldr	r2, [pc, #184]	@ (8001998 <main+0x144>)
 80018e0:	609a      	str	r2, [r3, #8]
   notes[3] = G6;
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <main+0x138>)
 80018e4:	4a2d      	ldr	r2, [pc, #180]	@ (800199c <main+0x148>)
 80018e6:	60da      	str	r2, [r3, #12]

 for (int i = 0; i<4; i++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80018ec:	e00f      	b.n	800190e <main+0xba>
  generateArray(notes[i], PRECISION, array_size[i]);
 80018ee:	4a27      	ldr	r2, [pc, #156]	@ (800198c <main+0x138>)
 80018f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018f6:	4a2a      	ldr	r2, [pc, #168]	@ (80019a0 <main+0x14c>)
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fe:	461a      	mov	r2, r3
 8001900:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001904:	f7ff fae0 	bl	8000ec8 <generateArray>
 for (int i = 0; i<4; i++) {
 8001908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190a:	3301      	adds	r3, #1
 800190c:	647b      	str	r3, [r7, #68]	@ 0x44
 800190e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001910:	2b03      	cmp	r3, #3
 8001912:	ddec      	ble.n	80018ee <main+0x9a>
 }


 char highScoreBuffer[50];
 snprintf(highScoreBuffer, sizeof(highScoreBuffer), "High Score: %d\r\n", LoadHighScore());
 8001914:	f7ff fb8a 	bl	800102c <LoadHighScore>
 8001918:	4603      	mov	r3, r0
 800191a:	f107 0008 	add.w	r0, r7, #8
 800191e:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <main+0x150>)
 8001920:	2132      	movs	r1, #50	@ 0x32
 8001922:	f008 fdd3 	bl	800a4cc <sniprintf>
 HAL_UART_Transmit(&huart1, (uint8_t *)highScoreBuffer, strlen(highScoreBuffer), HAL_MAX_DELAY);
 8001926:	f107 0308 	add.w	r3, r7, #8
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fcb8 	bl	80002a0 <strlen>
 8001930:	4603      	mov	r3, r0
 8001932:	b29a      	uxth	r2, r3
 8001934:	f107 0108 	add.w	r1, r7, #8
 8001938:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800193c:	481a      	ldr	r0, [pc, #104]	@ (80019a8 <main+0x154>)
 800193e:	f007 fa7b 	bl	8008e38 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */

//  PrintInitialGrid();
  // Print the updated number of moves

  const char newline[] = "\r\n";
 8001942:	4a1a      	ldr	r2, [pc, #104]	@ (80019ac <main+0x158>)
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	4611      	mov	r1, r2
 800194a:	8019      	strh	r1, [r3, #0]
 800194c:	3302      	adds	r3, #2
 800194e:	0c12      	lsrs	r2, r2, #16
 8001950:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)newline, strlen(newline), HAL_MAX_DELAY);
 8001952:	1d39      	adds	r1, r7, #4
 8001954:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001958:	2202      	movs	r2, #2
 800195a:	4813      	ldr	r0, [pc, #76]	@ (80019a8 <main+0x154>)
 800195c:	f007 fa6c 	bl	8008e38 <HAL_UART_Transmit>
  PrintTreasureGrid();
 8001960:	f7ff fca4 	bl	80012ac <PrintTreasureGrid>
  while (!gameover)
 8001964:	e005      	b.n	8001972 <main+0x11e>
  {
	  Move();
 8001966:	f7ff fd79 	bl	800145c <Move>
	  HAL_Delay(1500);
 800196a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800196e:	f001 ff5f 	bl	8003830 <HAL_Delay>
  while (!gameover)
 8001972:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <main+0x15c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f5      	beq.n	8001966 <main+0x112>
 800197a:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 800197c:	4618      	mov	r0, r3
 800197e:	3748      	adds	r7, #72	@ 0x48
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000754 	.word	0x20000754
 8001988:	20000758 	.word	0x20000758
 800198c:	20000744 	.word	0x20000744
 8001990:	200004a4 	.word	0x200004a4
 8001994:	2000054c 	.word	0x2000054c
 8001998:	200005f4 	.word	0x200005f4
 800199c:	2000069c 	.word	0x2000069c
 80019a0:	20000000 	.word	0x20000000
 80019a4:	0800cb84 	.word	0x0800cb84
 80019a8:	20000408 	.word	0x20000408
 80019ac:	0800ca58 	.word	0x0800ca58
 80019b0:	200004a0 	.word	0x200004a0

080019b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b096      	sub	sp, #88	@ 0x58
 80019b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	2244      	movs	r2, #68	@ 0x44
 80019c0:	2100      	movs	r1, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f008 fef7 	bl	800a7b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c8:	463b      	mov	r3, r7
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
 80019d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80019d6:	2000      	movs	r0, #0
 80019d8:	f005 f80a 	bl	80069f0 <HAL_PWREx_ControlVoltageScaling>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80019e2:	f000 fa1d 	bl	8001e20 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019e6:	2310      	movs	r3, #16
 80019e8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019ea:	2301      	movs	r3, #1
 80019ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019f2:	2360      	movs	r3, #96	@ 0x60
 80019f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f6:	2302      	movs	r3, #2
 80019f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019fa:	2301      	movs	r3, #1
 80019fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019fe:	2301      	movs	r3, #1
 8001a00:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001a02:	233c      	movs	r3, #60	@ 0x3c
 8001a04:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a06:	2302      	movs	r3, #2
 8001a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a12:	f107 0314 	add.w	r3, r7, #20
 8001a16:	4618      	mov	r0, r3
 8001a18:	f005 f88e 	bl	8006b38 <HAL_RCC_OscConfig>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a22:	f000 f9fd 	bl	8001e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a26:	230f      	movs	r3, #15
 8001a28:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a3a:	463b      	mov	r3, r7
 8001a3c:	2105      	movs	r1, #5
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f005 fc94 	bl	800736c <HAL_RCC_ClockConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a4a:	f000 f9e9 	bl	8001e20 <Error_Handler>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3758      	adds	r7, #88	@ 0x58
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a5e:	463b      	mov	r3, r7
 8001a60:	2228      	movs	r2, #40	@ 0x28
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f008 fea6 	bl	800a7b6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <MX_DAC1_Init+0x7c>)
 8001a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ad8 <MX_DAC1_Init+0x80>)
 8001a6e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001a70:	4818      	ldr	r0, [pc, #96]	@ (8001ad4 <MX_DAC1_Init+0x7c>)
 8001a72:	f001 ffe3 	bl	8003a3c <HAL_DAC_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001a7c:	f000 f9d0 	bl	8001e20 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001a84:	230a      	movs	r3, #10
 8001a86:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a8c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <MX_DAC1_Init+0x7c>)
 8001aa2:	f002 f981 	bl	8003da8 <HAL_DAC_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001aac:	f000 f9b8 	bl	8001e20 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4806      	ldr	r0, [pc, #24]	@ (8001ad4 <MX_DAC1_Init+0x7c>)
 8001abc:	f002 f974 	bl	8003da8 <HAL_DAC_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 8001ac6:	f000 f9ab 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	@ 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	200002a4 	.word	0x200002a4
 8001ad8:	40007400 	.word	0x40007400

08001adc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b54 <MX_I2C1_Init+0x78>)
 8001ae4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b58 <MX_I2C1_Init+0x7c>)
 8001aea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b16:	480e      	ldr	r0, [pc, #56]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b18:	f003 f878 	bl	8004c0c <HAL_I2C_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b22:	f000 f97d 	bl	8001e20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b26:	2100      	movs	r1, #0
 8001b28:	4809      	ldr	r0, [pc, #36]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b2a:	f003 fe29 	bl	8005780 <HAL_I2CEx_ConfigAnalogFilter>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b34:	f000 f974 	bl	8001e20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b3c:	f003 fe6b 	bl	8005816 <HAL_I2CEx_ConfigDigitalFilter>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b46:	f000 f96b 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000318 	.word	0x20000318
 8001b54:	40005400 	.word	0x40005400
 8001b58:	30a175ab 	.word	0x30a175ab

08001b5c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001b70:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b72:	4a24      	ldr	r2, [pc, #144]	@ (8001c04 <MX_OCTOSPI1_Init+0xa8>)
 8001b74:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001b76:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001b7c:	4b20      	ldr	r3, [pc, #128]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001b82:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 8001b88:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b8a:	2217      	movs	r2, #23
 8001b8c:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001ba0:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001ba6:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001ba8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001bae:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001bba:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001bc0:	480f      	ldr	r0, [pc, #60]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001bc2:	f003 fe75 	bl	80058b0 <HAL_OSPI_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001bcc:	f000 f928 	bl	8001e20 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001bd8:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001bdc:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be4:	4619      	mov	r1, r3
 8001be6:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <MX_OCTOSPI1_Init+0xa4>)
 8001be8:	f004 f960 	bl	8005eac <HAL_OSPIM_Config>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001bf2:	f000 f915 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	2000036c 	.word	0x2000036c
 8001c04:	a0001000 	.word	0xa0001000

08001c08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0310 	add.w	r3, r7, #16
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	1d3b      	adds	r3, r7, #4
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c26:	4b21      	ldr	r3, [pc, #132]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c34:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2721;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c3c:	f640 22a1 	movw	r2, #2721	@ 0xaa1
 8001c40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c42:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c48:	4b18      	ldr	r3, [pc, #96]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c4e:	4817      	ldr	r0, [pc, #92]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c50:	f006 fb94 	bl	800837c <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c5a:	f000 f8e1 	bl	8001e20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4810      	ldr	r0, [pc, #64]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c6c:	f006 fdbd 	bl	80087ea <HAL_TIM_ConfigClockSource>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c76:	f000 f8d3 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c7a:	2320      	movs	r3, #32
 8001c7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	4619      	mov	r1, r3
 8001c86:	4809      	ldr	r0, [pc, #36]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c88:	f006 ffe0 	bl	8008c4c <HAL_TIMEx_MasterConfigSynchronization>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c92:	f000 f8c5 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c98:	f006 fc30 	bl	80084fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim2);
 8001c9c:	4803      	ldr	r0, [pc, #12]	@ (8001cac <MX_TIM2_Init+0xa4>)
 8001c9e:	f006 fbc5 	bl	800842c <HAL_TIM_Base_Start>

  /* USER CODE END TIM2_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	3720      	adds	r7, #32
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200003bc 	.word	0x200003bc

08001cb0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cb4:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cb6:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <MX_USART1_UART_Init+0x94>)
 8001cb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cba:	4b21      	ldr	r3, [pc, #132]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cda:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce0:	4b17      	ldr	r3, [pc, #92]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ce6:	4b16      	ldr	r3, [pc, #88]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cec:	4b14      	ldr	r3, [pc, #80]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cf2:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cf8:	4811      	ldr	r0, [pc, #68]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cfa:	f007 f84d 	bl	8008d98 <HAL_UART_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d04:	f000 f88c 	bl	8001e20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d08:	2100      	movs	r1, #0
 8001d0a:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d0c:	f007 fe76 	bl	80099fc <HAL_UARTEx_SetTxFifoThreshold>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001d16:	f000 f883 	bl	8001e20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d1e:	f007 feab 	bl	8009a78 <HAL_UARTEx_SetRxFifoThreshold>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001d28:	f000 f87a 	bl	8001e20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001d2c:	4804      	ldr	r0, [pc, #16]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d2e:	f007 fe2c 	bl	800998a <HAL_UARTEx_DisableFifoMode>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001d38:	f000 f872 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000408 	.word	0x20000408
 8001d44:	40013800 	.word	0x40013800

08001d48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d4e:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d52:	4a11      	ldr	r2, [pc, #68]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d54:	f043 0304 	orr.w	r3, r3, #4
 8001d58:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d5e:	f003 0304 	and.w	r3, r3, #4
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_DMA_Init+0x50>)
 8001d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2100      	movs	r1, #0
 8001d82:	200b      	movs	r0, #11
 8001d84:	f001 fe30 	bl	80039e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d88:	200b      	movs	r0, #11
 8001d8a:	f001 fe49 	bl	8003a20 <HAL_NVIC_EnableIRQ>

}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000

08001d9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da2:	4b15      	ldr	r3, [pc, #84]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da6:	4a14      	ldr	r2, [pc, #80]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dae:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dba:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001dc0:	f043 0310 	orr.w	r3, r3, #16
 8001dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dca:	f003 0310 	and.w	r3, r3, #16
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd2:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd6:	4a08      	ldr	r2, [pc, #32]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001dd8:	f043 0302 	orr.w	r3, r3, #2
 8001ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <MX_GPIO_Init+0x5c>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dea:	bf00      	nop
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000

08001dfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a04      	ldr	r2, [pc, #16]	@ (8001e1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d101      	bne.n	8001e12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e0e:	f001 fcef 	bl	80037f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40001000 	.word	0x40001000

08001e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e24:	b672      	cpsid	i
}
 8001e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <Error_Handler+0x8>

08001e2c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001e34:	4b27      	ldr	r3, [pc, #156]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e38:	4a26      	ldr	r2, [pc, #152]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e40:	4b24      	ldr	r3, [pc, #144]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001e4c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e50:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001e52:	2312      	movs	r3, #18
 8001e54:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001e56:	2301      	movs	r3, #1
 8001e58:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001e5e:	2304      	movs	r3, #4
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001e62:	f107 0314 	add.w	r3, r7, #20
 8001e66:	4619      	mov	r1, r3
 8001e68:	481b      	ldr	r0, [pc, #108]	@ (8001ed8 <I2Cx_MspInit+0xac>)
 8001e6a:	f002 fc4b 	bl	8004704 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	4818      	ldr	r0, [pc, #96]	@ (8001ed8 <I2Cx_MspInit+0xac>)
 8001e76:	f002 fc45 	bl	8004704 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	4a15      	ldr	r2, [pc, #84]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e96:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001e98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e9c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed4 <I2Cx_MspInit+0xa8>)
 8001ea4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001ea8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	210f      	movs	r1, #15
 8001eae:	2021      	movs	r0, #33	@ 0x21
 8001eb0:	f001 fd9a 	bl	80039e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001eb4:	2021      	movs	r0, #33	@ 0x21
 8001eb6:	f001 fdb3 	bl	8003a20 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	210f      	movs	r1, #15
 8001ebe:	2022      	movs	r0, #34	@ 0x22
 8001ec0:	f001 fd92 	bl	80039e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001ec4:	2022      	movs	r0, #34	@ 0x22
 8001ec6:	f001 fdab 	bl	8003a20 <HAL_NVIC_EnableIRQ>
}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	@ 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	48000400 	.word	0x48000400

08001edc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <I2Cx_Init+0x54>)
 8001ee8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a11      	ldr	r2, [pc, #68]	@ (8001f34 <I2Cx_Init+0x58>)
 8001eee:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff ff89 	bl	8001e2c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f002 fe76 	bl	8004c0c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001f20:	2100      	movs	r1, #0
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f003 fc2c 	bl	8005780 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40005800 	.word	0x40005800
 8001f34:	00702681 	.word	0x00702681

08001f38 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	@ 0x28
 8001f3c:	af04      	add	r7, sp, #16
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	4608      	mov	r0, r1
 8001f42:	4611      	mov	r1, r2
 8001f44:	461a      	mov	r2, r3
 8001f46:	4603      	mov	r3, r0
 8001f48:	72fb      	strb	r3, [r7, #11]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	813b      	strh	r3, [r7, #8]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001f52:	2300      	movs	r3, #0
 8001f54:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001f56:	7afb      	ldrb	r3, [r7, #11]
 8001f58:	b299      	uxth	r1, r3
 8001f5a:	88f8      	ldrh	r0, [r7, #6]
 8001f5c:	893a      	ldrh	r2, [r7, #8]
 8001f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f62:	9302      	str	r3, [sp, #8]
 8001f64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f003 f82a 	bl	8004fc8 <HAL_I2C_Mem_Read>
 8001f74:	4603      	mov	r3, r0
 8001f76:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d004      	beq.n	8001f88 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001f7e:	7afb      	ldrb	r3, [r7, #11]
 8001f80:	4619      	mov	r1, r3
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	f000 f832 	bl	8001fec <I2Cx_Error>
  }
  return status;
 8001f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b08a      	sub	sp, #40	@ 0x28
 8001f96:	af04      	add	r7, sp, #16
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	4608      	mov	r0, r1
 8001f9c:	4611      	mov	r1, r2
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	72fb      	strb	r3, [r7, #11]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	813b      	strh	r3, [r7, #8]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001fb0:	7afb      	ldrb	r3, [r7, #11]
 8001fb2:	b299      	uxth	r1, r3
 8001fb4:	88f8      	ldrh	r0, [r7, #6]
 8001fb6:	893a      	ldrh	r2, [r7, #8]
 8001fb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fbc:	9302      	str	r3, [sp, #8]
 8001fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001fc0:	9301      	str	r3, [sp, #4]
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f002 fee9 	bl	8004da0 <HAL_I2C_Mem_Write>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d004      	beq.n	8001fe2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001fd8:	7afb      	ldrb	r3, [r7, #11]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 f805 	bl	8001fec <I2Cx_Error>
  }
  return status;
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f002 fea2 	bl	8004d42 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ff6c 	bl	8001edc <I2Cx_Init>
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002010:	4802      	ldr	r0, [pc, #8]	@ (800201c <SENSOR_IO_Init+0x10>)
 8002012:	f7ff ff63 	bl	8001edc <I2Cx_Init>
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	2000076c 	.word	0x2000076c

08002020 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af02      	add	r7, sp, #8
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
 800202a:	460b      	mov	r3, r1
 800202c:	71bb      	strb	r3, [r7, #6]
 800202e:	4613      	mov	r3, r2
 8002030:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002032:	79bb      	ldrb	r3, [r7, #6]
 8002034:	b29a      	uxth	r2, r3
 8002036:	79f9      	ldrb	r1, [r7, #7]
 8002038:	2301      	movs	r3, #1
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	1d7b      	adds	r3, r7, #5
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	2301      	movs	r3, #1
 8002042:	4803      	ldr	r0, [pc, #12]	@ (8002050 <SENSOR_IO_Write+0x30>)
 8002044:	f7ff ffa5 	bl	8001f92 <I2Cx_WriteMultiple>
}
 8002048:	bf00      	nop
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	2000076c 	.word	0x2000076c

08002054 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af02      	add	r7, sp, #8
 800205a:	4603      	mov	r3, r0
 800205c:	460a      	mov	r2, r1
 800205e:	71fb      	strb	r3, [r7, #7]
 8002060:	4613      	mov	r3, r2
 8002062:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002068:	79bb      	ldrb	r3, [r7, #6]
 800206a:	b29a      	uxth	r2, r3
 800206c:	79f9      	ldrb	r1, [r7, #7]
 800206e:	2301      	movs	r3, #1
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	f107 030f 	add.w	r3, r7, #15
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2301      	movs	r3, #1
 800207a:	4804      	ldr	r0, [pc, #16]	@ (800208c <SENSOR_IO_Read+0x38>)
 800207c:	f7ff ff5c 	bl	8001f38 <I2Cx_ReadMultiple>

  return read_value;
 8002080:	7bfb      	ldrb	r3, [r7, #15]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	2000076c 	.word	0x2000076c

08002090 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af02      	add	r7, sp, #8
 8002096:	603a      	str	r2, [r7, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
 800209e:	460b      	mov	r3, r1
 80020a0:	71bb      	strb	r3, [r7, #6]
 80020a2:	4613      	mov	r3, r2
 80020a4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80020a6:	79bb      	ldrb	r3, [r7, #6]
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	79f9      	ldrb	r1, [r7, #7]
 80020ac:	88bb      	ldrh	r3, [r7, #4]
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2301      	movs	r3, #1
 80020b6:	4804      	ldr	r0, [pc, #16]	@ (80020c8 <SENSOR_IO_ReadMultiple+0x38>)
 80020b8:	f7ff ff3e 	bl	8001f38 <I2Cx_ReadMultiple>
 80020bc:	4603      	mov	r3, r0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000076c 	.word	0x2000076c

080020cc <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80020d2:	2300      	movs	r3, #0
 80020d4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80020d6:	2300      	movs	r3, #0
 80020d8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80020da:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <BSP_ACCELERO_Init+0x74>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	4798      	blx	r3
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b6a      	cmp	r3, #106	@ 0x6a
 80020e4:	d002      	beq.n	80020ec <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	73fb      	strb	r3, [r7, #15]
 80020ea:	e024      	b.n	8002136 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80020ec:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <BSP_ACCELERO_Init+0x78>)
 80020ee:	4a14      	ldr	r2, [pc, #80]	@ (8002140 <BSP_ACCELERO_Init+0x74>)
 80020f0:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80020f2:	2330      	movs	r3, #48	@ 0x30
 80020f4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80020fa:	2300      	movs	r3, #0
 80020fc:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80020fe:	2340      	movs	r3, #64	@ 0x40
 8002100:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800210a:	797a      	ldrb	r2, [r7, #5]
 800210c:	7abb      	ldrb	r3, [r7, #10]
 800210e:	4313      	orrs	r3, r2
 8002110:	b2db      	uxtb	r3, r3
 8002112:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002114:	7a3b      	ldrb	r3, [r7, #8]
 8002116:	f043 0304 	orr.w	r3, r3, #4
 800211a:	b2db      	uxtb	r3, r3
 800211c:	021b      	lsls	r3, r3, #8
 800211e:	b21a      	sxth	r2, r3
 8002120:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002124:	4313      	orrs	r3, r2
 8002126:	b21b      	sxth	r3, r3
 8002128:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800212a:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <BSP_ACCELERO_Init+0x78>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	89ba      	ldrh	r2, [r7, #12]
 8002132:	4610      	mov	r0, r2
 8002134:	4798      	blx	r3
  }  

  return ret;
 8002136:	7bfb      	ldrb	r3, [r7, #15]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000050 	.word	0x20000050
 8002144:	200007c0 	.word	0x200007c0

08002148 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d009      	beq.n	800216c <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	2b00      	cmp	r3, #0
 8002160:	d004      	beq.n	800216c <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8002162:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	4798      	blx	r3
    }
  }
}
 800216c:	bf00      	nop
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	200007c0 	.word	0x200007c0

08002178 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002182:	2300      	movs	r3, #0
 8002184:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002186:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <BSP_GYRO_Init+0x7c>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	4798      	blx	r3
 800218c:	4603      	mov	r3, r0
 800218e:	2b6a      	cmp	r3, #106	@ 0x6a
 8002190:	d002      	beq.n	8002198 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	73fb      	strb	r3, [r7, #15]
 8002196:	e028      	b.n	80021ea <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8002198:	4b17      	ldr	r3, [pc, #92]	@ (80021f8 <BSP_GYRO_Init+0x80>)
 800219a:	4a16      	ldr	r2, [pc, #88]	@ (80021f4 <BSP_GYRO_Init+0x7c>)
 800219c:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 80021a2:	2330      	movs	r3, #48	@ 0x30
 80021a4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80021ae:	2340      	movs	r3, #64	@ 0x40
 80021b0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 80021b6:	230c      	movs	r3, #12
 80021b8:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 80021ba:	7aba      	ldrb	r2, [r7, #10]
 80021bc:	797b      	ldrb	r3, [r7, #5]
 80021be:	4313      	orrs	r3, r2
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80021c4:	7a3b      	ldrb	r3, [r7, #8]
 80021c6:	f043 0304 	orr.w	r3, r3, #4
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 80021da:	4b07      	ldr	r3, [pc, #28]	@ (80021f8 <BSP_GYRO_Init+0x80>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	89ba      	ldrh	r2, [r7, #12]
 80021e2:	4610      	mov	r0, r2
 80021e4:	4798      	blx	r3
    
    ret = GYRO_OK;
 80021e6:	2300      	movs	r3, #0
 80021e8:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000084 	.word	0x20000084
 80021f8:	200007c4 	.word	0x200007c4

080021fc <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8002204:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <BSP_GYRO_GetXYZ+0x2c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d009      	beq.n	8002220 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <BSP_GYRO_GetXYZ+0x2c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	2b00      	cmp	r3, #0
 8002214:	d004      	beq.n	8002220 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8002216:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <BSP_GYRO_GetXYZ+0x2c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	4798      	blx	r3
    }
  }
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	200007c4 	.word	0x200007c4

0800222c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8002232:	4b3b      	ldr	r3, [pc, #236]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002234:	4a3b      	ldr	r2, [pc, #236]	@ (8002324 <BSP_QSPI_Init+0xf8>)
 8002236:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8002238:	4839      	ldr	r0, [pc, #228]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 800223a:	f003 fbe3 	bl	8005a04 <HAL_OSPI_DeInit>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e067      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8002248:	f000 f9fe 	bl	8002648 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 800224c:	4b34      	ldr	r3, [pc, #208]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 800224e:	2204      	movs	r2, #4
 8002250:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8002252:	4b33      	ldr	r3, [pc, #204]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8002258:	4b31      	ldr	r3, [pc, #196]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 800225a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800225e:	60da      	str	r2, [r3, #12]
 8002260:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8002264:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	fa93 f3a3 	rbit	r3, r3
 800226c:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8002278:	2320      	movs	r3, #32
 800227a:	e003      	b.n	8002284 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	fab3 f383 	clz	r3, r3
 8002282:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8002284:	461a      	mov	r2, r3
 8002286:	4b26      	ldr	r3, [pc, #152]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002288:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 800228a:	4b25      	ldr	r3, [pc, #148]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 800228c:	2201      	movs	r2, #1
 800228e:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8002290:	4b23      	ldr	r3, [pc, #140]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002292:	2200      	movs	r2, #0
 8002294:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8002296:	4b22      	ldr	r3, [pc, #136]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002298:	2200      	movs	r2, #0
 800229a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 800229c:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 800229e:	2204      	movs	r2, #4
 80022a0:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80022a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80022a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022ae:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 80022b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 80022b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80022bc:	4818      	ldr	r0, [pc, #96]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022be:	f003 faf7 	bl	80058b0 <HAL_OSPI_Init>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e025      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80022cc:	4814      	ldr	r0, [pc, #80]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022ce:	f000 f9fb 	bl	80026c8 <QSPI_ResetMemory>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80022d8:	2304      	movs	r3, #4
 80022da:	e01d      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80022dc:	2101      	movs	r1, #1
 80022de:	4810      	ldr	r0, [pc, #64]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022e0:	f000 fae0 	bl	80028a4 <QSPI_QuadMode>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e014      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80022ee:	2101      	movs	r1, #1
 80022f0:	480b      	ldr	r0, [pc, #44]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 80022f2:	f000 fb83 	bl	80029fc <QSPI_HighPerfMode>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e00b      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8002300:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002302:	2202      	movs	r2, #2
 8002304:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8002306:	4806      	ldr	r0, [pc, #24]	@ (8002320 <BSP_QSPI_Init+0xf4>)
 8002308:	f003 fad2 	bl	80058b0 <HAL_OSPI_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	200007c8 	.word	0x200007c8
 8002324:	a0001000 	.word	0xa0001000

08002328 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b098      	sub	sp, #96	@ 0x60
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002334:	2300      	movs	r3, #0
 8002336:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 800233c:	23eb      	movs	r3, #235	@ 0xeb
 800233e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8002340:	2301      	movs	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002348:	2300      	movs	r3, #0
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8002350:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8002356:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800235a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800235c:	2300      	movs	r3, #0
 800235e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8002360:	23aa      	movs	r3, #170	@ 0xaa
 8002362:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8002364:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002368:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 800236a:	2300      	movs	r3, #0
 800236c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800236e:	2300      	movs	r3, #0
 8002370:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8002372:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8002376:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8002380:	2304      	movs	r3, #4
 8002382:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8002384:	2300      	movs	r3, #0
 8002386:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002388:	2300      	movs	r3, #0
 800238a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800238c:	f107 0310 	add.w	r3, r7, #16
 8002390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002394:	4619      	mov	r1, r3
 8002396:	480c      	ldr	r0, [pc, #48]	@ (80023c8 <BSP_QSPI_Read+0xa0>)
 8002398:	f003 fb5b 	bl	8005a52 <HAL_OSPI_Command>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00b      	b.n	80023be <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023aa:	68f9      	ldr	r1, [r7, #12]
 80023ac:	4806      	ldr	r0, [pc, #24]	@ (80023c8 <BSP_QSPI_Read+0xa0>)
 80023ae:	f003 fc44 	bl	8005c3a <HAL_OSPI_Receive>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3760      	adds	r7, #96	@ 0x60
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200007c8 	.word	0x200007c8

080023cc <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b09c      	sub	sp, #112	@ 0x70
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80023e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80023e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d901      	bls.n	80023ee <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80023fe:	2300      	movs	r3, #0
 8002400:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8002402:	2338      	movs	r3, #56	@ 0x38
 8002404:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002406:	2301      	movs	r3, #1
 8002408:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800240a:	2300      	movs	r3, #0
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8002412:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002416:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800241c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002422:	2300      	movs	r3, #0
 8002424:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8002426:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800242a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800242c:	2300      	movs	r3, #0
 800242e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002434:	2300      	movs	r3, #0
 8002436:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002438:	2300      	movs	r3, #0
 800243a:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800243c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800243e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8002440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002442:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8002444:	4823      	ldr	r0, [pc, #140]	@ (80024d4 <BSP_QSPI_Write+0x108>)
 8002446:	f000 f986 	bl	8002756 <QSPI_WriteEnable>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e03b      	b.n	80024cc <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245c:	4619      	mov	r1, r3
 800245e:	481d      	ldr	r0, [pc, #116]	@ (80024d4 <BSP_QSPI_Write+0x108>)
 8002460:	f003 faf7 	bl	8005a52 <HAL_OSPI_Command>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e02e      	b.n	80024cc <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	68f9      	ldr	r1, [r7, #12]
 8002474:	4817      	ldr	r0, [pc, #92]	@ (80024d4 <BSP_QSPI_Write+0x108>)
 8002476:	f003 fb6d 	bl	8005b54 <HAL_OSPI_Transmit>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e023      	b.n	80024cc <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002484:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002488:	4812      	ldr	r0, [pc, #72]	@ (80024d4 <BSP_QSPI_Write+0x108>)
 800248a:	f000 f9c0 	bl	800280e <QSPI_AutoPollingMemReady>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e019      	b.n	80024cc <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8002498:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800249a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800249c:	4413      	add	r3, r2
 800249e:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024a4:	4413      	add	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80024a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024aa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80024ae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d203      	bcs.n	80024bc <BSP_QSPI_Write+0xf0>
 80024b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80024b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	e001      	b.n	80024c0 <BSP_QSPI_Write+0xf4>
 80024bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 80024c2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80024c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d3b8      	bcc.n	800243c <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3770      	adds	r7, #112	@ 0x70
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	200007c8 	.word	0x200007c8

080024d8 <BSP_QSPI_Erase_Sector>:
  *       returns. Application has to call BSP_QSPI_GetStatus()
  *       to know when the device is available again (i.e. erase operation
  *       completed).
  */
uint8_t BSP_QSPI_Erase_Sector(uint32_t Sector)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b096      	sub	sp, #88	@ 0x58
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  
  if (Sector >= (uint32_t)(MX25R6435F_FLASH_SIZE/MX25R6435F_SECTOR_SIZE))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024e6:	d301      	bcc.n	80024ec <BSP_QSPI_Erase_Sector+0x14>
  {
    return QSPI_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e036      	b.n	800255a <BSP_QSPI_Erase_Sector+0x82>
  }
  
  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = SECTOR_ERASE_CMD;
 80024f4:	2320      	movs	r3, #32
 80024f6:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80024f8:	2301      	movs	r3, #1
 80024fa:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002500:	2300      	movs	r3, #0
 8002502:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = (Sector * MX25R6435F_SECTOR_SIZE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	031b      	lsls	r3, r3, #12
 8002508:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 800250a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002510:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002514:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800251a:	2300      	movs	r3, #0
 800251c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800251e:	2300      	movs	r3, #0
 8002520:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002526:	2300      	movs	r3, #0
 8002528:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800252a:	2300      	movs	r3, #0
 800252c:	657b      	str	r3, [r7, #84]	@ 0x54
  
  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800252e:	480d      	ldr	r0, [pc, #52]	@ (8002564 <BSP_QSPI_Erase_Sector+0x8c>)
 8002530:	f000 f911 	bl	8002756 <QSPI_WriteEnable>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <BSP_QSPI_Erase_Sector+0x66>
  {
    return QSPI_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e00d      	b.n	800255a <BSP_QSPI_Erase_Sector+0x82>
  }
  
  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002546:	4619      	mov	r1, r3
 8002548:	4806      	ldr	r0, [pc, #24]	@ (8002564 <BSP_QSPI_Erase_Sector+0x8c>)
 800254a:	f003 fa82 	bl	8005a52 <HAL_OSPI_Command>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <BSP_QSPI_Erase_Sector+0x80>
  {
    return QSPI_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e000      	b.n	800255a <BSP_QSPI_Erase_Sector+0x82>
  }
  
  return QSPI_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3758      	adds	r7, #88	@ 0x58
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200007c8 	.word	0x200007c8

08002568 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b096      	sub	sp, #88	@ 0x58
 800256c:	af00      	add	r7, sp, #0
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read security register command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = READ_SEC_REG_CMD;
 8002576:	232b      	movs	r3, #43	@ 0x2b
 8002578:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800257a:	2301      	movs	r3, #1
 800257c:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800257e:	2300      	movs	r3, #0
 8002580:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002586:	2300      	movs	r3, #0
 8002588:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800258a:	2300      	movs	r3, #0
 800258c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800258e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002592:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.NbData             = 1;
 8002594:	2301      	movs	r3, #1
 8002596:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002598:	2300      	movs	r3, #0
 800259a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80025a4:	2300      	movs	r3, #0
 80025a6:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025a8:	f107 0308 	add.w	r3, r7, #8
 80025ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b0:	4619      	mov	r1, r3
 80025b2:	4824      	ldr	r0, [pc, #144]	@ (8002644 <BSP_QSPI_GetStatus+0xdc>)
 80025b4:	f003 fa4d 	bl	8005a52 <HAL_OSPI_Command>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <BSP_QSPI_GetStatus+0x5a>
  {
    return QSPI_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e03c      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025c2:	1dfb      	adds	r3, r7, #7
 80025c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c8:	4619      	mov	r1, r3
 80025ca:	481e      	ldr	r0, [pc, #120]	@ (8002644 <BSP_QSPI_GetStatus+0xdc>)
 80025cc:	f003 fb35 	bl	8005c3a <HAL_OSPI_Receive>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e030      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }
  
  /* Check the value of the register */
  if ((reg & (MX25R6435F_SECR_P_FAIL | MX25R6435F_SECR_E_FAIL)) != 0)
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <BSP_QSPI_GetStatus+0x80>
  {
    return QSPI_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e029      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }
  else if ((reg & (MX25R6435F_SECR_PSB | MX25R6435F_SECR_ESB)) != 0)
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <BSP_QSPI_GetStatus+0x8e>
  {
    return QSPI_SUSPENDED;
 80025f2:	2308      	movs	r3, #8
 80025f4:	e022      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Initialize the read status register command */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80025f6:	2305      	movs	r3, #5
 80025f8:	613b      	str	r3, [r7, #16]

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025fa:	f107 0308 	add.w	r3, r7, #8
 80025fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002602:	4619      	mov	r1, r3
 8002604:	480f      	ldr	r0, [pc, #60]	@ (8002644 <BSP_QSPI_GetStatus+0xdc>)
 8002606:	f003 fa24 	bl	8005a52 <HAL_OSPI_Command>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <BSP_QSPI_GetStatus+0xac>
  {
    return QSPI_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e013      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002614:	1dfb      	adds	r3, r7, #7
 8002616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800261a:	4619      	mov	r1, r3
 800261c:	4809      	ldr	r0, [pc, #36]	@ (8002644 <BSP_QSPI_GetStatus+0xdc>)
 800261e:	f003 fb0c 	bl	8005c3a <HAL_OSPI_Receive>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <BSP_QSPI_GetStatus+0xc4>
  {
    return QSPI_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e007      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Check the value of the register */
  if ((reg & MX25R6435F_SR_WIP) != 0)
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <BSP_QSPI_GetStatus+0xd2>
  {
    return QSPI_BUSY;
 8002636:	2302      	movs	r3, #2
 8002638:	e000      	b.n	800263c <BSP_QSPI_GetStatus+0xd4>
  }
  else
  {
    return QSPI_OK;
 800263a:	2300      	movs	r3, #0
  }
}
 800263c:	4618      	mov	r0, r3
 800263e:	3758      	adds	r7, #88	@ 0x58
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	200007c8 	.word	0x200007c8

08002648 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 800264e:	4b1c      	ldr	r3, [pc, #112]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002652:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002658:	6513      	str	r3, [r2, #80]	@ 0x50
 800265a:	4b19      	ldr	r3, [pc, #100]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 800265c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800265e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8002666:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	4a15      	ldr	r2, [pc, #84]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 800266c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002670:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8002672:	4b13      	ldr	r3, [pc, #76]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	4a12      	ldr	r2, [pc, #72]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002678:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800267c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002682:	4a0f      	ldr	r2, [pc, #60]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 8002684:	f043 0310 	orr.w	r3, r3, #16
 8002688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800268a:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <BSP_QSPI_MspInit+0x78>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268e:	f003 0310 	and.w	r3, r3, #16
 8002692:	607b      	str	r3, [r7, #4]
 8002694:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8002696:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800269a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800269c:	2302      	movs	r3, #2
 800269e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80026a8:	230a      	movs	r3, #10
 80026aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026ac:	f107 030c 	add.w	r3, r7, #12
 80026b0:	4619      	mov	r1, r3
 80026b2:	4804      	ldr	r0, [pc, #16]	@ (80026c4 <BSP_QSPI_MspInit+0x7c>)
 80026b4:	f002 f826 	bl	8004704 <HAL_GPIO_Init>
}
 80026b8:	bf00      	nop
 80026ba:	3720      	adds	r7, #32
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40021000 	.word	0x40021000
 80026c4:	48001000 	.word	0x48001000

080026c8 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b096      	sub	sp, #88	@ 0x58
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 80026d8:	2366      	movs	r3, #102	@ 0x66
 80026da:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80026dc:	2301      	movs	r3, #1
 80026de:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80026e8:	2300      	movs	r3, #0
 80026ea:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80026ec:	2300      	movs	r3, #0
 80026ee:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80026f0:	2300      	movs	r3, #0
 80026f2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80026f8:	2300      	movs	r3, #0
 80026fa:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80026fc:	2300      	movs	r3, #0
 80026fe:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002708:	4619      	mov	r1, r3
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f003 f9a1 	bl	8005a52 <HAL_OSPI_Command>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e019      	b.n	800274e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800271a:	2399      	movs	r3, #153	@ 0x99
 800271c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800271e:	f107 0308 	add.w	r3, r7, #8
 8002722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002726:	4619      	mov	r1, r3
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f003 f992 	bl	8005a52 <HAL_OSPI_Command>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e00a      	b.n	800274e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002738:	f241 3188 	movw	r1, #5000	@ 0x1388
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 f866 	bl	800280e <QSPI_AutoPollingMemReady>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3758      	adds	r7, #88	@ 0x58
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b09c      	sub	sp, #112	@ 0x70
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002762:	2300      	movs	r3, #0
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8002766:	2306      	movs	r3, #6
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800276a:	2301      	movs	r3, #1
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800276e:	2300      	movs	r3, #0
 8002770:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002776:	2300      	movs	r3, #0
 8002778:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800277a:	2300      	movs	r3, #0
 800277c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800277e:	2300      	movs	r3, #0
 8002780:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8002782:	2300      	movs	r3, #0
 8002784:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800278a:	2300      	movs	r3, #0
 800278c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800278e:	f107 0320 	add.w	r3, r7, #32
 8002792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002796:	4619      	mov	r1, r3
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f003 f95a 	bl	8005a52 <HAL_OSPI_Command>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e02e      	b.n	8002806 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 80027a8:	2302      	movs	r3, #2
 80027aa:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 80027ac:	2302      	movs	r3, #2
 80027ae:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80027b4:	2310      	movs	r3, #16
 80027b6:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80027b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80027bc:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 80027be:	2305      	movs	r3, #5
 80027c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 80027c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 80027c8:	2301      	movs	r3, #1
 80027ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027d0:	f107 0320 	add.w	r3, r7, #32
 80027d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d8:	4619      	mov	r1, r3
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f003 f939 	bl	8005a52 <HAL_OSPI_Command>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e00d      	b.n	8002806 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027ea:	f107 030c 	add.w	r3, r7, #12
 80027ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f2:	4619      	mov	r1, r3
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f003 fac3 	bl	8005d80 <HAL_OSPI_AutoPolling>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e000      	b.n	8002806 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3770      	adds	r7, #112	@ 0x70
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b09c      	sub	sp, #112	@ 0x70
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800281c:	2300      	movs	r3, #0
 800281e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002820:	2305      	movs	r3, #5
 8002822:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002824:	2301      	movs	r3, #1
 8002826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002828:	2300      	movs	r3, #0
 800282a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800282c:	2300      	movs	r3, #0
 800282e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002830:	2300      	movs	r3, #0
 8002832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002834:	2300      	movs	r3, #0
 8002836:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002838:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800283c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 800283e:	2301      	movs	r3, #1
 8002840:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800284e:	2300      	movs	r3, #0
 8002850:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8002856:	2301      	movs	r3, #1
 8002858:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800285e:	2310      	movs	r3, #16
 8002860:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002862:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002866:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002868:	f107 0320 	add.w	r3, r7, #32
 800286c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002870:	4619      	mov	r1, r3
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f003 f8ed 	bl	8005a52 <HAL_OSPI_Command>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e00c      	b.n	800289c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8002882:	f107 030c 	add.w	r3, r7, #12
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f003 fa78 	bl	8005d80 <HAL_OSPI_AutoPolling>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3770      	adds	r7, #112	@ 0x70
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b098      	sub	sp, #96	@ 0x60
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80028b0:	2300      	movs	r3, #0
 80028b2:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80028b8:	2305      	movs	r3, #5
 80028ba:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80028bc:	2301      	movs	r3, #1
 80028be:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80028c0:	2300      	movs	r3, #0
 80028c2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80028cc:	2300      	movs	r3, #0
 80028ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80028d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80028de:	2301      	movs	r3, #1
 80028e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80028e2:	2300      	movs	r3, #0
 80028e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80028e6:	2300      	movs	r3, #0
 80028e8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028ea:	f107 0310 	add.w	r3, r7, #16
 80028ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f2:	4619      	mov	r1, r3
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f003 f8ac 	bl	8005a52 <HAL_OSPI_Command>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e077      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002904:	f107 030f 	add.w	r3, r7, #15
 8002908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800290c:	4619      	mov	r1, r3
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f003 f993 	bl	8005c3a <HAL_OSPI_Receive>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e06a      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff ff19 	bl	8002756 <QSPI_WriteEnable>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e062      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d105      	bne.n	8002940 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800293a:	b2db      	uxtb	r3, r3
 800293c:	73fb      	strb	r3, [r7, #15]
 800293e:	e004      	b.n	800294a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002946:	b2db      	uxtb	r3, r3
 8002948:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800294a:	2301      	movs	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800294e:	f107 0310 	add.w	r3, r7, #16
 8002952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002956:	4619      	mov	r1, r3
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f003 f87a 	bl	8005a52 <HAL_OSPI_Command>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e045      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002968:	f107 030f 	add.w	r3, r7, #15
 800296c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002970:	4619      	mov	r1, r3
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f003 f8ee 	bl	8005b54 <HAL_OSPI_Transmit>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e038      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002982:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff ff41 	bl	800280e <QSPI_AutoPollingMemReady>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e02e      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8002996:	2305      	movs	r3, #5
 8002998:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800299a:	f107 0310 	add.w	r3, r7, #16
 800299e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f003 f854 	bl	8005a52 <HAL_OSPI_Command>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e01f      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80029b4:	f107 030f 	add.w	r3, r7, #15
 80029b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029bc:	4619      	mov	r1, r3
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f003 f93b 	bl	8005c3a <HAL_OSPI_Receive>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e012      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <QSPI_QuadMode+0x13a>
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d007      	beq.n	80029ee <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d004      	beq.n	80029f2 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80029e8:	78fb      	ldrb	r3, [r7, #3]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3760      	adds	r7, #96	@ 0x60
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b098      	sub	sp, #96	@ 0x60
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002a10:	2305      	movs	r3, #5
 8002a12:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002a14:	2301      	movs	r3, #1
 8002a16:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002a20:	2300      	movs	r3, #0
 8002a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002a24:	2300      	movs	r3, #0
 8002a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002a28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002a36:	2301      	movs	r3, #1
 8002a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a42:	f107 0310 	add.w	r3, r7, #16
 8002a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f003 f800 	bl	8005a52 <HAL_OSPI_Command>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e09a      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a5c:	f107 030c 	add.w	r3, r7, #12
 8002a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a64:	4619      	mov	r1, r3
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f003 f8e7 	bl	8005c3a <HAL_OSPI_Receive>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e08d      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002a76:	2315      	movs	r3, #21
 8002a78:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a7e:	f107 0310 	add.w	r3, r7, #16
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	4619      	mov	r1, r3
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f002 ffe2 	bl	8005a52 <HAL_OSPI_Command>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e07c      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a98:	f107 030c 	add.w	r3, r7, #12
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f003 f8c8 	bl	8005c3a <HAL_OSPI_Receive>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e06e      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff fe4e 	bl	8002756 <QSPI_WriteEnable>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e066      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8002ac4:	78fb      	ldrb	r3, [r7, #3]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d105      	bne.n	8002ad6 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002aca:	7bbb      	ldrb	r3, [r7, #14]
 8002acc:	f043 0302 	orr.w	r3, r3, #2
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	73bb      	strb	r3, [r7, #14]
 8002ad4:	e004      	b.n	8002ae0 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002ad6:	7bbb      	ldrb	r3, [r7, #14]
 8002ad8:	f023 0302 	bic.w	r3, r3, #2
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ae8:	f107 0310 	add.w	r3, r7, #16
 8002aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af0:	4619      	mov	r1, r3
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f002 ffad 	bl	8005a52 <HAL_OSPI_Command>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e047      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b02:	f107 030c 	add.w	r3, r7, #12
 8002b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f003 f821 	bl	8005b54 <HAL_OSPI_Transmit>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e03a      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002b1c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff fe74 	bl	800280e <QSPI_AutoPollingMemReady>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e030      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002b30:	2315      	movs	r3, #21
 8002b32:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002b34:	2302      	movs	r3, #2
 8002b36:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b38:	f107 0310 	add.w	r3, r7, #16
 8002b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b40:	4619      	mov	r1, r3
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f002 ff85 	bl	8005a52 <HAL_OSPI_Command>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e01f      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b52:	f107 030c 	add.w	r3, r7, #12
 8002b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f003 f86c 	bl	8005c3a <HAL_OSPI_Receive>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e012      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002b6c:	7b7b      	ldrb	r3, [r7, #13]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d102      	bne.n	8002b7c <QSPI_HighPerfMode+0x180>
 8002b76:	78fb      	ldrb	r3, [r7, #3]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d007      	beq.n	8002b8c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002b7c:	7b7b      	ldrb	r3, [r7, #13]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d004      	beq.n	8002b90 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002b86:	78fb      	ldrb	r3, [r7, #3]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3760      	adds	r7, #96	@ 0x60
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8002be0 <HAL_MspInit+0x44>)
 8002ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8002be0 <HAL_MspInit+0x44>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bae:	4b0c      	ldr	r3, [pc, #48]	@ (8002be0 <HAL_MspInit+0x44>)
 8002bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	607b      	str	r3, [r7, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bba:	4b09      	ldr	r3, [pc, #36]	@ (8002be0 <HAL_MspInit+0x44>)
 8002bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bbe:	4a08      	ldr	r2, [pc, #32]	@ (8002be0 <HAL_MspInit+0x44>)
 8002bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bc6:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <HAL_MspInit+0x44>)
 8002bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000

08002be4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	@ 0x28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0314 	add.w	r3, r7, #20
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a2f      	ldr	r2, [pc, #188]	@ (8002cc0 <HAL_DAC_MspInit+0xdc>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d157      	bne.n	8002cb6 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c06:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c0c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c12:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1e:	4b29      	ldr	r3, [pc, #164]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c22:	4a28      	ldr	r2, [pc, #160]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c2a:	4b26      	ldr	r3, [pc, #152]	@ (8002cc4 <HAL_DAC_MspInit+0xe0>)
 8002c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002c36:	2330      	movs	r3, #48	@ 0x30
 8002c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c42:	f107 0314 	add.w	r3, r7, #20
 8002c46:	4619      	mov	r1, r3
 8002c48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c4c:	f001 fd5a 	bl	8004704 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002c50:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c52:	4a1e      	ldr	r2, [pc, #120]	@ (8002ccc <HAL_DAC_MspInit+0xe8>)
 8002c54:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8002c56:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c58:	2206      	movs	r2, #6
 8002c5a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c5e:	2210      	movs	r2, #16
 8002c60:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c62:	4b19      	ldr	r3, [pc, #100]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002c68:	4b17      	ldr	r3, [pc, #92]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c6a:	2280      	movs	r2, #128	@ 0x80
 8002c6c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c6e:	4b16      	ldr	r3, [pc, #88]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c74:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c76:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c7c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002c7e:	4b12      	ldr	r3, [pc, #72]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c80:	2220      	movs	r2, #32
 8002c82:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c84:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002c8a:	480f      	ldr	r0, [pc, #60]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c8c:	f001 fa6c 	bl	8004168 <HAL_DMA_Init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002c96:	f7ff f8c3 	bl	8001e20 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	4a09      	ldr	r2, [pc, #36]	@ (8002cc8 <HAL_DAC_MspInit+0xe4>)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	210f      	movs	r1, #15
 8002caa:	2036      	movs	r0, #54	@ 0x36
 8002cac:	f000 fe9c 	bl	80039e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cb0:	2036      	movs	r0, #54	@ 0x36
 8002cb2:	f000 feb5 	bl	8003a20 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002cb6:	bf00      	nop
 8002cb8:	3728      	adds	r7, #40	@ 0x28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40007400 	.word	0x40007400
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	200002b8 	.word	0x200002b8
 8002ccc:	40020008 	.word	0x40020008

08002cd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b0ae      	sub	sp, #184	@ 0xb8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ce8:	f107 0310 	add.w	r3, r7, #16
 8002cec:	2294      	movs	r2, #148	@ 0x94
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f007 fd60 	bl	800a7b6 <memset>
  if(hi2c->Instance==I2C1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a21      	ldr	r2, [pc, #132]	@ (8002d80 <HAL_I2C_MspInit+0xb0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d13b      	bne.n	8002d78 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d00:	2340      	movs	r3, #64	@ 0x40
 8002d02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f004 fe1d 	bl	800794c <HAL_RCCEx_PeriphCLKConfig>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002d18:	f7ff f882 	bl	8001e20 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d1c:	4b19      	ldr	r3, [pc, #100]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d20:	4a18      	ldr	r2, [pc, #96]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d22:	f043 0302 	orr.w	r3, r3, #2
 8002d26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d28:	4b16      	ldr	r3, [pc, #88]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d34:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d3c:	2312      	movs	r3, #18
 8002d3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d4e:	2304      	movs	r3, #4
 8002d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d58:	4619      	mov	r1, r3
 8002d5a:	480b      	ldr	r0, [pc, #44]	@ (8002d88 <HAL_I2C_MspInit+0xb8>)
 8002d5c:	f001 fcd2 	bl	8004704 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d60:	4b08      	ldr	r3, [pc, #32]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d64:	4a07      	ldr	r2, [pc, #28]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d6c:	4b05      	ldr	r3, [pc, #20]	@ (8002d84 <HAL_I2C_MspInit+0xb4>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d74:	60bb      	str	r3, [r7, #8]
 8002d76:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d78:	bf00      	nop
 8002d7a:	37b8      	adds	r7, #184	@ 0xb8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40005400 	.word	0x40005400
 8002d84:	40021000 	.word	0x40021000
 8002d88:	48000400 	.word	0x48000400

08002d8c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc8 <HAL_I2C_MspDeInit+0x3c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10f      	bne.n	8002dbe <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <HAL_I2C_MspDeInit+0x40>)
 8002da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_I2C_MspDeInit+0x40>)
 8002da4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002da8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002daa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dae:	4808      	ldr	r0, [pc, #32]	@ (8002dd0 <HAL_I2C_MspDeInit+0x44>)
 8002db0:	f001 fe3a 	bl	8004a28 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002db4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002db8:	4805      	ldr	r0, [pc, #20]	@ (8002dd0 <HAL_I2C_MspDeInit+0x44>)
 8002dba:	f001 fe35 	bl	8004a28 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40005400 	.word	0x40005400
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	48000400 	.word	0x48000400

08002dd4 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b0b0      	sub	sp, #192	@ 0xc0
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
 8002dea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dec:	f107 0318 	add.w	r3, r7, #24
 8002df0:	2294      	movs	r2, #148	@ 0x94
 8002df2:	2100      	movs	r1, #0
 8002df4:	4618      	mov	r0, r3
 8002df6:	f007 fcde 	bl	800a7b6 <memset>
  if(hospi->Instance==OCTOSPI1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a28      	ldr	r2, [pc, #160]	@ (8002ea0 <HAL_OSPI_MspInit+0xcc>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d149      	bne.n	8002e98 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002e04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e08:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e10:	f107 0318 	add.w	r3, r7, #24
 8002e14:	4618      	mov	r0, r3
 8002e16:	f004 fd99 	bl	800794c <HAL_RCCEx_PeriphCLKConfig>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002e20:	f7fe fffe 	bl	8001e20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002e24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e38:	617b      	str	r3, [r7, #20]
 8002e3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002e3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e40:	4a18      	ldr	r2, [pc, #96]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e46:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e48:	4b16      	ldr	r3, [pc, #88]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e54:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e58:	4a12      	ldr	r2, [pc, #72]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e5a:	f043 0310 	orr.w	r3, r3, #16
 8002e5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e60:	4b10      	ldr	r3, [pc, #64]	@ (8002ea4 <HAL_OSPI_MspInit+0xd0>)
 8002e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002e6c:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8002e70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e74:	2302      	movs	r3, #2
 8002e76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e80:	2303      	movs	r3, #3
 8002e82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002e86:	230a      	movs	r3, #10
 8002e88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e8c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002e90:	4619      	mov	r1, r3
 8002e92:	4805      	ldr	r0, [pc, #20]	@ (8002ea8 <HAL_OSPI_MspInit+0xd4>)
 8002e94:	f001 fc36 	bl	8004704 <HAL_GPIO_Init>

  /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8002e98:	bf00      	nop
 8002e9a:	37c0      	adds	r7, #192	@ 0xc0
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	a0001000 	.word	0xa0001000
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	48001000 	.word	0x48001000

08002eac <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8002ee8 <HAL_OSPI_MspDeInit+0x3c>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d110      	bne.n	8002ee0 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <HAL_OSPI_MspDeInit+0x40>)
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8002eec <HAL_OSPI_MspDeInit+0x40>)
 8002ec4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8002eca:	4b08      	ldr	r3, [pc, #32]	@ (8002eec <HAL_OSPI_MspDeInit+0x40>)
 8002ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ece:	4a07      	ldr	r2, [pc, #28]	@ (8002eec <HAL_OSPI_MspDeInit+0x40>)
 8002ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ed4:	6513      	str	r3, [r2, #80]	@ 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002ed6:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 8002eda:	4805      	ldr	r0, [pc, #20]	@ (8002ef0 <HAL_OSPI_MspDeInit+0x44>)
 8002edc:	f001 fda4 	bl	8004a28 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8002ee0:	bf00      	nop
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	a0001000 	.word	0xa0001000
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	48001000 	.word	0x48001000

08002ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f04:	d10b      	bne.n	8002f1e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f06:	4b09      	ldr	r3, [pc, #36]	@ (8002f2c <HAL_TIM_Base_MspInit+0x38>)
 8002f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0a:	4a08      	ldr	r2, [pc, #32]	@ (8002f2c <HAL_TIM_Base_MspInit+0x38>)
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_TIM_Base_MspInit+0x38>)
 8002f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002f1e:	bf00      	nop
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000

08002f30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b0ae      	sub	sp, #184	@ 0xb8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f38:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	2294      	movs	r2, #148	@ 0x94
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f007 fc30 	bl	800a7b6 <memset>
  if(huart->Instance==USART1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a21      	ldr	r2, [pc, #132]	@ (8002fe0 <HAL_UART_MspInit+0xb0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d13a      	bne.n	8002fd6 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f60:	2301      	movs	r3, #1
 8002f62:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f64:	2300      	movs	r3, #0
 8002f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f68:	f107 0310 	add.w	r3, r7, #16
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f004 fced 	bl	800794c <HAL_RCCEx_PeriphCLKConfig>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f78:	f7fe ff52 	bl	8001e20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f7c:	4b19      	ldr	r3, [pc, #100]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f80:	4a18      	ldr	r2, [pc, #96]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f86:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f88:	4b16      	ldr	r3, [pc, #88]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002f8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f94:	4b13      	ldr	r3, [pc, #76]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f98:	4a12      	ldr	r2, [pc, #72]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002f9a:	f043 0302 	orr.w	r3, r3, #2
 8002f9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fa0:	4b10      	ldr	r3, [pc, #64]	@ (8002fe4 <HAL_UART_MspInit+0xb4>)
 8002fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fac:	23c0      	movs	r3, #192	@ 0xc0
 8002fae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fc4:	2307      	movs	r3, #7
 8002fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fca:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4805      	ldr	r0, [pc, #20]	@ (8002fe8 <HAL_UART_MspInit+0xb8>)
 8002fd2:	f001 fb97 	bl	8004704 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002fd6:	bf00      	nop
 8002fd8:	37b8      	adds	r7, #184	@ 0xb8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40013800 	.word	0x40013800
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	48000400 	.word	0x48000400

08002fec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08e      	sub	sp, #56	@ 0x38
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ffa:	4b34      	ldr	r3, [pc, #208]	@ (80030cc <HAL_InitTick+0xe0>)
 8002ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ffe:	4a33      	ldr	r2, [pc, #204]	@ (80030cc <HAL_InitTick+0xe0>)
 8003000:	f043 0310 	orr.w	r3, r3, #16
 8003004:	6593      	str	r3, [r2, #88]	@ 0x58
 8003006:	4b31      	ldr	r3, [pc, #196]	@ (80030cc <HAL_InitTick+0xe0>)
 8003008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003012:	f107 0210 	add.w	r2, r7, #16
 8003016:	f107 0314 	add.w	r3, r7, #20
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f004 fba3 	bl	8007768 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003022:	6a3b      	ldr	r3, [r7, #32]
 8003024:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d103      	bne.n	8003034 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800302c:	f004 fb70 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 8003030:	6378      	str	r0, [r7, #52]	@ 0x34
 8003032:	e004      	b.n	800303e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003034:	f004 fb6c 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 8003038:	4603      	mov	r3, r0
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800303e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003040:	4a23      	ldr	r2, [pc, #140]	@ (80030d0 <HAL_InitTick+0xe4>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0c9b      	lsrs	r3, r3, #18
 8003048:	3b01      	subs	r3, #1
 800304a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800304c:	4b21      	ldr	r3, [pc, #132]	@ (80030d4 <HAL_InitTick+0xe8>)
 800304e:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <HAL_InitTick+0xec>)
 8003050:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003052:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <HAL_InitTick+0xe8>)
 8003054:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003058:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800305a:	4a1e      	ldr	r2, [pc, #120]	@ (80030d4 <HAL_InitTick+0xe8>)
 800305c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003060:	4b1c      	ldr	r3, [pc, #112]	@ (80030d4 <HAL_InitTick+0xe8>)
 8003062:	2200      	movs	r2, #0
 8003064:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003066:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <HAL_InitTick+0xe8>)
 8003068:	2200      	movs	r2, #0
 800306a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800306c:	4b19      	ldr	r3, [pc, #100]	@ (80030d4 <HAL_InitTick+0xe8>)
 800306e:	2200      	movs	r2, #0
 8003070:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003072:	4818      	ldr	r0, [pc, #96]	@ (80030d4 <HAL_InitTick+0xe8>)
 8003074:	f005 f982 	bl	800837c <HAL_TIM_Base_Init>
 8003078:	4603      	mov	r3, r0
 800307a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800307e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003082:	2b00      	cmp	r3, #0
 8003084:	d11b      	bne.n	80030be <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003086:	4813      	ldr	r0, [pc, #76]	@ (80030d4 <HAL_InitTick+0xe8>)
 8003088:	f005 fa38 	bl	80084fc <HAL_TIM_Base_Start_IT>
 800308c:	4603      	mov	r3, r0
 800308e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003092:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003096:	2b00      	cmp	r3, #0
 8003098:	d111      	bne.n	80030be <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800309a:	2036      	movs	r0, #54	@ 0x36
 800309c:	f000 fcc0 	bl	8003a20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	d808      	bhi.n	80030b8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80030a6:	2200      	movs	r2, #0
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	2036      	movs	r0, #54	@ 0x36
 80030ac:	f000 fc9c 	bl	80039e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030b0:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <HAL_InitTick+0xf0>)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	e002      	b.n	80030be <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80030be:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3738      	adds	r7, #56	@ 0x38
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40021000 	.word	0x40021000
 80030d0:	431bde83 	.word	0x431bde83
 80030d4:	20000818 	.word	0x20000818
 80030d8:	40001000 	.word	0x40001000
 80030dc:	200000b8 	.word	0x200000b8

080030e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <NMI_Handler+0x4>

080030e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ec:	bf00      	nop
 80030ee:	e7fd      	b.n	80030ec <HardFault_Handler+0x4>

080030f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030f4:	bf00      	nop
 80030f6:	e7fd      	b.n	80030f4 <MemManage_Handler+0x4>

080030f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <BusFault_Handler+0x4>

08003100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <UsageFault_Handler+0x4>

08003108 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800310c:	bf00      	nop
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003132:	b480      	push	{r7}
 8003134:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003144:	4802      	ldr	r0, [pc, #8]	@ (8003150 <DMA1_Channel1_IRQHandler+0x10>)
 8003146:	f001 f98e 	bl	8004466 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	200002b8 	.word	0x200002b8

08003154 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003158:	4803      	ldr	r0, [pc, #12]	@ (8003168 <TIM6_DAC_IRQHandler+0x14>)
 800315a:	f005 fa3f 	bl	80085dc <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800315e:	4803      	ldr	r0, [pc, #12]	@ (800316c <TIM6_DAC_IRQHandler+0x18>)
 8003160:	f000 fd9f 	bl	8003ca2 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}
 8003168:	20000818 	.word	0x20000818
 800316c:	200002a4 	.word	0x200002a4

08003170 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return 1;
 8003174:	2301      	movs	r3, #1
}
 8003176:	4618      	mov	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <_kill>:

int _kill(int pid, int sig)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800318a:	f007 fb21 	bl	800a7d0 <__errno>
 800318e:	4603      	mov	r3, r0
 8003190:	2216      	movs	r2, #22
 8003192:	601a      	str	r2, [r3, #0]
  return -1;
 8003194:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003198:	4618      	mov	r0, r3
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <_exit>:

void _exit (int status)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ffe7 	bl	8003180 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031b2:	bf00      	nop
 80031b4:	e7fd      	b.n	80031b2 <_exit+0x12>

080031b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	60f8      	str	r0, [r7, #12]
 80031be:	60b9      	str	r1, [r7, #8]
 80031c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
 80031c6:	e00a      	b.n	80031de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031c8:	f3af 8000 	nop.w
 80031cc:	4601      	mov	r1, r0
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	60ba      	str	r2, [r7, #8]
 80031d4:	b2ca      	uxtb	r2, r1
 80031d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	3301      	adds	r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	dbf0      	blt.n	80031c8 <_read+0x12>
  }

  return len;
 80031e6:	687b      	ldr	r3, [r7, #4]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	e009      	b.n	8003216 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	1c5a      	adds	r2, r3, #1
 8003206:	60ba      	str	r2, [r7, #8]
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	3301      	adds	r3, #1
 8003214:	617b      	str	r3, [r7, #20]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	429a      	cmp	r2, r3
 800321c:	dbf1      	blt.n	8003202 <_write+0x12>
  }
  return len;
 800321e:	687b      	ldr	r3, [r7, #4]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <_close>:

int _close(int file)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003230:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003250:	605a      	str	r2, [r3, #4]
  return 0;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <_isatty>:

int _isatty(int file)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003268:	2301      	movs	r3, #1
}
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003276:	b480      	push	{r7}
 8003278:	b085      	sub	sp, #20
 800327a:	af00      	add	r7, sp, #0
 800327c:	60f8      	str	r0, [r7, #12]
 800327e:	60b9      	str	r1, [r7, #8]
 8003280:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003298:	4a14      	ldr	r2, [pc, #80]	@ (80032ec <_sbrk+0x5c>)
 800329a:	4b15      	ldr	r3, [pc, #84]	@ (80032f0 <_sbrk+0x60>)
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032a4:	4b13      	ldr	r3, [pc, #76]	@ (80032f4 <_sbrk+0x64>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d102      	bne.n	80032b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032ac:	4b11      	ldr	r3, [pc, #68]	@ (80032f4 <_sbrk+0x64>)
 80032ae:	4a12      	ldr	r2, [pc, #72]	@ (80032f8 <_sbrk+0x68>)
 80032b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032b2:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <_sbrk+0x64>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4413      	add	r3, r2
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d207      	bcs.n	80032d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032c0:	f007 fa86 	bl	800a7d0 <__errno>
 80032c4:	4603      	mov	r3, r0
 80032c6:	220c      	movs	r2, #12
 80032c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032ce:	e009      	b.n	80032e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032d0:	4b08      	ldr	r3, [pc, #32]	@ (80032f4 <_sbrk+0x64>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032d6:	4b07      	ldr	r3, [pc, #28]	@ (80032f4 <_sbrk+0x64>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	4a05      	ldr	r2, [pc, #20]	@ (80032f4 <_sbrk+0x64>)
 80032e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032e2:	68fb      	ldr	r3, [r7, #12]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	200a0000 	.word	0x200a0000
 80032f0:	00000400 	.word	0x00000400
 80032f4:	20000864 	.word	0x20000864
 80032f8:	200009b8 	.word	0x200009b8

080032fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003300:	4b06      	ldr	r3, [pc, #24]	@ (800331c <SystemInit+0x20>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003306:	4a05      	ldr	r2, [pc, #20]	@ (800331c <SystemInit+0x20>)
 8003308:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800330c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003310:	bf00      	nop
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	e000ed00 	.word	0xe000ed00

08003320 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003320:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003358 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003324:	f7ff ffea 	bl	80032fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003328:	480c      	ldr	r0, [pc, #48]	@ (800335c <LoopForever+0x6>)
  ldr r1, =_edata
 800332a:	490d      	ldr	r1, [pc, #52]	@ (8003360 <LoopForever+0xa>)
  ldr r2, =_sidata
 800332c:	4a0d      	ldr	r2, [pc, #52]	@ (8003364 <LoopForever+0xe>)
  movs r3, #0
 800332e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003330:	e002      	b.n	8003338 <LoopCopyDataInit>

08003332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003336:	3304      	adds	r3, #4

08003338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800333a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800333c:	d3f9      	bcc.n	8003332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800333e:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003340:	4c0a      	ldr	r4, [pc, #40]	@ (800336c <LoopForever+0x16>)
  movs r3, #0
 8003342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003344:	e001      	b.n	800334a <LoopFillZerobss>

08003346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003348:	3204      	adds	r2, #4

0800334a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800334a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800334c:	d3fb      	bcc.n	8003346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800334e:	f007 fa45 	bl	800a7dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003352:	f7fe fa7f 	bl	8001854 <main>

08003356 <LoopForever>:

LoopForever:
    b LoopForever
 8003356:	e7fe      	b.n	8003356 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003358:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800335c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003360:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8003364:	0800d7e4 	.word	0x0800d7e4
  ldr r2, =_sbss
 8003368:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 800336c:	200009b8 	.word	0x200009b8

08003370 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003370:	e7fe      	b.n	8003370 <ADC1_IRQHandler>

08003372 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003372:	b580      	push	{r7, lr}
 8003374:	b084      	sub	sp, #16
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800337c:	2300      	movs	r3, #0
 800337e:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003380:	2110      	movs	r1, #16
 8003382:	20d4      	movs	r0, #212	@ 0xd4
 8003384:	f7fe fe66 	bl	8002054 <SENSOR_IO_Read>
 8003388:	4603      	mov	r3, r0
 800338a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800338c:	88fb      	ldrh	r3, [r7, #6]
 800338e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003390:	7bbb      	ldrb	r3, [r7, #14]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003398:	7bba      	ldrb	r2, [r7, #14]
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	4313      	orrs	r3, r2
 800339e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80033a0:	7bbb      	ldrb	r3, [r7, #14]
 80033a2:	461a      	mov	r2, r3
 80033a4:	2110      	movs	r1, #16
 80033a6:	20d4      	movs	r0, #212	@ 0xd4
 80033a8:	f7fe fe3a 	bl	8002020 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80033ac:	2112      	movs	r1, #18
 80033ae:	20d4      	movs	r0, #212	@ 0xd4
 80033b0:	f7fe fe50 	bl	8002054 <SENSOR_IO_Read>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	0a1b      	lsrs	r3, r3, #8
 80033bc:	b29b      	uxth	r3, r3
 80033be:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80033c0:	7bbb      	ldrb	r3, [r7, #14]
 80033c2:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80033c6:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80033c8:	7bba      	ldrb	r2, [r7, #14]
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80033d0:	7bbb      	ldrb	r3, [r7, #14]
 80033d2:	461a      	mov	r2, r3
 80033d4:	2112      	movs	r1, #18
 80033d6:	20d4      	movs	r0, #212	@ 0xd4
 80033d8:	f7fe fe22 	bl	8002020 <SENSOR_IO_Write>
}
 80033dc:	bf00      	nop
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80033ea:	2300      	movs	r3, #0
 80033ec:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80033ee:	2110      	movs	r1, #16
 80033f0:	20d4      	movs	r0, #212	@ 0xd4
 80033f2:	f7fe fe2f 	bl	8002054 <SENSOR_IO_Read>
 80033f6:	4603      	mov	r3, r0
 80033f8:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80033fa:	79fb      	ldrb	r3, [r7, #7]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	461a      	mov	r2, r3
 8003406:	2110      	movs	r1, #16
 8003408:	20d4      	movs	r0, #212	@ 0xd4
 800340a:	f7fe fe09 	bl	8002020 <SENSOR_IO_Write>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003416:	b580      	push	{r7, lr}
 8003418:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800341a:	f7fe fdf7 	bl	800200c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800341e:	210f      	movs	r1, #15
 8003420:	20d4      	movs	r0, #212	@ 0xd4
 8003422:	f7fe fe17 	bl	8002054 <SENSOR_IO_Read>
 8003426:	4603      	mov	r3, r0
}
 8003428:	4618      	mov	r0, r3
 800342a:	bd80      	pop	{r7, pc}

0800342c <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003436:	2300      	movs	r3, #0
 8003438:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800343a:	2115      	movs	r1, #21
 800343c:	20d4      	movs	r0, #212	@ 0xd4
 800343e:	f7fe fe09 	bl	8002054 <SENSOR_IO_Read>
 8003442:	4603      	mov	r3, r0
 8003444:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8003446:	7bfb      	ldrb	r3, [r7, #15]
 8003448:	f023 0310 	bic.w	r3, r3, #16
 800344c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800344e:	88fb      	ldrh	r3, [r7, #6]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
 8003456:	f043 0310 	orr.w	r3, r3, #16
 800345a:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	461a      	mov	r2, r3
 8003460:	2115      	movs	r1, #21
 8003462:	20d4      	movs	r0, #212	@ 0xd4
 8003464:	f7fe fddc 	bl	8002020 <SENSOR_IO_Write>
}
 8003468:	bf00      	nop
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003478:	2300      	movs	r3, #0
 800347a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800347c:	2300      	movs	r3, #0
 800347e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003486:	2110      	movs	r1, #16
 8003488:	20d4      	movs	r0, #212	@ 0xd4
 800348a:	f7fe fde3 	bl	8002054 <SENSOR_IO_Read>
 800348e:	4603      	mov	r3, r0
 8003490:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8003492:	f107 0208 	add.w	r2, r7, #8
 8003496:	2306      	movs	r3, #6
 8003498:	2128      	movs	r1, #40	@ 0x28
 800349a:	20d4      	movs	r0, #212	@ 0xd4
 800349c:	f7fe fdf8 	bl	8002090 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80034a0:	2300      	movs	r3, #0
 80034a2:	77fb      	strb	r3, [r7, #31]
 80034a4:	e01a      	b.n	80034dc <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80034a6:	7ffb      	ldrb	r3, [r7, #31]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	3301      	adds	r3, #1
 80034ac:	3320      	adds	r3, #32
 80034ae:	443b      	add	r3, r7
 80034b0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	7ffa      	ldrb	r2, [r7, #31]
 80034ba:	0052      	lsls	r2, r2, #1
 80034bc:	3220      	adds	r2, #32
 80034be:	443a      	add	r2, r7
 80034c0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80034c4:	4413      	add	r3, r2
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	7ffb      	ldrb	r3, [r7, #31]
 80034ca:	b212      	sxth	r2, r2
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	3320      	adds	r3, #32
 80034d0:	443b      	add	r3, r7
 80034d2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80034d6:	7ffb      	ldrb	r3, [r7, #31]
 80034d8:	3301      	adds	r3, #1
 80034da:	77fb      	strb	r3, [r7, #31]
 80034dc:	7ffb      	ldrb	r3, [r7, #31]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d9e1      	bls.n	80034a6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	d829      	bhi.n	8003540 <LSM6DSL_AccReadXYZ+0xd0>
 80034ec:	a201      	add	r2, pc, #4	@ (adr r2, 80034f4 <LSM6DSL_AccReadXYZ+0x84>)
 80034ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f2:	bf00      	nop
 80034f4:	08003529 	.word	0x08003529
 80034f8:	08003541 	.word	0x08003541
 80034fc:	08003541 	.word	0x08003541
 8003500:	08003541 	.word	0x08003541
 8003504:	0800353b 	.word	0x0800353b
 8003508:	08003541 	.word	0x08003541
 800350c:	08003541 	.word	0x08003541
 8003510:	08003541 	.word	0x08003541
 8003514:	0800352f 	.word	0x0800352f
 8003518:	08003541 	.word	0x08003541
 800351c:	08003541 	.word	0x08003541
 8003520:	08003541 	.word	0x08003541
 8003524:	08003535 	.word	0x08003535
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003528:	4b18      	ldr	r3, [pc, #96]	@ (800358c <LSM6DSL_AccReadXYZ+0x11c>)
 800352a:	61bb      	str	r3, [r7, #24]
    break;
 800352c:	e008      	b.n	8003540 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800352e:	4b18      	ldr	r3, [pc, #96]	@ (8003590 <LSM6DSL_AccReadXYZ+0x120>)
 8003530:	61bb      	str	r3, [r7, #24]
    break;
 8003532:	e005      	b.n	8003540 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003534:	4b17      	ldr	r3, [pc, #92]	@ (8003594 <LSM6DSL_AccReadXYZ+0x124>)
 8003536:	61bb      	str	r3, [r7, #24]
    break;
 8003538:	e002      	b.n	8003540 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800353a:	4b17      	ldr	r3, [pc, #92]	@ (8003598 <LSM6DSL_AccReadXYZ+0x128>)
 800353c:	61bb      	str	r3, [r7, #24]
    break;    
 800353e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003540:	2300      	movs	r3, #0
 8003542:	77fb      	strb	r3, [r7, #31]
 8003544:	e01a      	b.n	800357c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003546:	7ffb      	ldrb	r3, [r7, #31]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	3320      	adds	r3, #32
 800354c:	443b      	add	r3, r7
 800354e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003552:	ee07 3a90 	vmov	s15, r3
 8003556:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800355a:	edd7 7a06 	vldr	s15, [r7, #24]
 800355e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003562:	7ffb      	ldrb	r3, [r7, #31]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	4413      	add	r3, r2
 800356a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800356e:	ee17 2a90 	vmov	r2, s15
 8003572:	b212      	sxth	r2, r2
 8003574:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003576:	7ffb      	ldrb	r3, [r7, #31]
 8003578:	3301      	adds	r3, #1
 800357a:	77fb      	strb	r3, [r7, #31]
 800357c:	7ffb      	ldrb	r3, [r7, #31]
 800357e:	2b02      	cmp	r3, #2
 8003580:	d9e1      	bls.n	8003546 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8003582:	bf00      	nop
 8003584:	bf00      	nop
 8003586:	3720      	adds	r7, #32
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	3d79db23 	.word	0x3d79db23
 8003590:	3df9db23 	.word	0x3df9db23
 8003594:	3e79db23 	.word	0x3e79db23
 8003598:	3ef9db23 	.word	0x3ef9db23

0800359c <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80035aa:	2111      	movs	r1, #17
 80035ac:	20d4      	movs	r0, #212	@ 0xd4
 80035ae:	f7fe fd51 	bl	8002054 <SENSOR_IO_Read>
 80035b2:	4603      	mov	r3, r0
 80035b4:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80035ba:	7bbb      	ldrb	r3, [r7, #14]
 80035bc:	f003 0303 	and.w	r3, r3, #3
 80035c0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80035c2:	7bba      	ldrb	r2, [r7, #14]
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 80035ca:	7bbb      	ldrb	r3, [r7, #14]
 80035cc:	461a      	mov	r2, r3
 80035ce:	2111      	movs	r1, #17
 80035d0:	20d4      	movs	r0, #212	@ 0xd4
 80035d2:	f7fe fd25 	bl	8002020 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80035d6:	2112      	movs	r1, #18
 80035d8:	20d4      	movs	r0, #212	@ 0xd4
 80035da:	f7fe fd3b 	bl	8002054 <SENSOR_IO_Read>
 80035de:	4603      	mov	r3, r0
 80035e0:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	0a1b      	lsrs	r3, r3, #8
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80035ea:	7bbb      	ldrb	r3, [r7, #14]
 80035ec:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80035f0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80035f2:	7bba      	ldrb	r2, [r7, #14]
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80035fa:	7bbb      	ldrb	r3, [r7, #14]
 80035fc:	461a      	mov	r2, r3
 80035fe:	2112      	movs	r1, #18
 8003600:	20d4      	movs	r0, #212	@ 0xd4
 8003602:	f7fe fd0d 	bl	8002020 <SENSOR_IO_Write>
}
 8003606:	bf00      	nop
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003614:	2300      	movs	r3, #0
 8003616:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8003618:	2111      	movs	r1, #17
 800361a:	20d4      	movs	r0, #212	@ 0xd4
 800361c:	f7fe fd1a 	bl	8002054 <SENSOR_IO_Read>
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	461a      	mov	r2, r3
 8003630:	2111      	movs	r1, #17
 8003632:	20d4      	movs	r0, #212	@ 0xd4
 8003634:	f7fe fcf4 	bl	8002020 <SENSOR_IO_Write>
}
 8003638:	bf00      	nop
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8003644:	f7fe fce2 	bl	800200c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8003648:	210f      	movs	r1, #15
 800364a:	20d4      	movs	r0, #212	@ 0xd4
 800364c:	f7fe fd02 	bl	8002054 <SENSOR_IO_Read>
 8003650:	4603      	mov	r3, r0
}
 8003652:	4618      	mov	r0, r3
 8003654:	bd80      	pop	{r7, pc}

08003656 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8003656:	b580      	push	{r7, lr}
 8003658:	b084      	sub	sp, #16
 800365a:	af00      	add	r7, sp, #0
 800365c:	4603      	mov	r3, r0
 800365e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003660:	2300      	movs	r3, #0
 8003662:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8003664:	2116      	movs	r1, #22
 8003666:	20d4      	movs	r0, #212	@ 0xd4
 8003668:	f7fe fcf4 	bl	8002054 <SENSOR_IO_Read>
 800366c:	4603      	mov	r3, r0
 800366e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8003670:	7bfb      	ldrb	r3, [r7, #15]
 8003672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003676:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 800367e:	7bfb      	ldrb	r3, [r7, #15]
 8003680:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003684:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8003686:	7bfb      	ldrb	r3, [r7, #15]
 8003688:	461a      	mov	r2, r3
 800368a:	2116      	movs	r1, #22
 800368c:	20d4      	movs	r0, #212	@ 0xd4
 800368e:	f7fe fcc7 	bl	8002020 <SENSOR_IO_Write>
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 80036a4:	2300      	movs	r3, #0
 80036a6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80036b2:	2111      	movs	r1, #17
 80036b4:	20d4      	movs	r0, #212	@ 0xd4
 80036b6:	f7fe fccd 	bl	8002054 <SENSOR_IO_Read>
 80036ba:	4603      	mov	r3, r0
 80036bc:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 80036be:	f107 0208 	add.w	r2, r7, #8
 80036c2:	2306      	movs	r3, #6
 80036c4:	2122      	movs	r1, #34	@ 0x22
 80036c6:	20d4      	movs	r0, #212	@ 0xd4
 80036c8:	f7fe fce2 	bl	8002090 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80036cc:	2300      	movs	r3, #0
 80036ce:	77fb      	strb	r3, [r7, #31]
 80036d0:	e01a      	b.n	8003708 <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80036d2:	7ffb      	ldrb	r3, [r7, #31]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	3301      	adds	r3, #1
 80036d8:	3320      	adds	r3, #32
 80036da:	443b      	add	r3, r7
 80036dc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	7ffa      	ldrb	r2, [r7, #31]
 80036e6:	0052      	lsls	r2, r2, #1
 80036e8:	3220      	adds	r2, #32
 80036ea:	443a      	add	r2, r7
 80036ec:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80036f0:	4413      	add	r3, r2
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	7ffb      	ldrb	r3, [r7, #31]
 80036f6:	b212      	sxth	r2, r2
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	3320      	adds	r3, #32
 80036fc:	443b      	add	r3, r7
 80036fe:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003702:	7ffb      	ldrb	r3, [r7, #31]
 8003704:	3301      	adds	r3, #1
 8003706:	77fb      	strb	r3, [r7, #31]
 8003708:	7ffb      	ldrb	r3, [r7, #31]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d9e1      	bls.n	80036d2 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 800370e:	7dfb      	ldrb	r3, [r7, #23]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d829      	bhi.n	800376c <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8003718:	a201      	add	r2, pc, #4	@ (adr r2, 8003720 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 800371a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371e:	bf00      	nop
 8003720:	08003755 	.word	0x08003755
 8003724:	0800376d 	.word	0x0800376d
 8003728:	0800376d 	.word	0x0800376d
 800372c:	0800376d 	.word	0x0800376d
 8003730:	0800375b 	.word	0x0800375b
 8003734:	0800376d 	.word	0x0800376d
 8003738:	0800376d 	.word	0x0800376d
 800373c:	0800376d 	.word	0x0800376d
 8003740:	08003761 	.word	0x08003761
 8003744:	0800376d 	.word	0x0800376d
 8003748:	0800376d 	.word	0x0800376d
 800374c:	0800376d 	.word	0x0800376d
 8003750:	08003767 	.word	0x08003767
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8003754:	4b16      	ldr	r3, [pc, #88]	@ (80037b0 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 8003756:	61bb      	str	r3, [r7, #24]
    break;
 8003758:	e008      	b.n	800376c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 800375a:	4b16      	ldr	r3, [pc, #88]	@ (80037b4 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 800375c:	61bb      	str	r3, [r7, #24]
    break;
 800375e:	e005      	b.n	800376c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8003760:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8003762:	61bb      	str	r3, [r7, #24]
    break;
 8003764:	e002      	b.n	800376c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8003768:	61bb      	str	r3, [r7, #24]
    break;    
 800376a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800376c:	2300      	movs	r3, #0
 800376e:	77fb      	strb	r3, [r7, #31]
 8003770:	e016      	b.n	80037a0 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8003772:	7ffb      	ldrb	r3, [r7, #31]
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	3320      	adds	r3, #32
 8003778:	443b      	add	r3, r7
 800377a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800377e:	ee07 3a90 	vmov	s15, r3
 8003782:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003786:	7ffb      	ldrb	r3, [r7, #31]
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003796:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 800379a:	7ffb      	ldrb	r3, [r7, #31]
 800379c:	3301      	adds	r3, #1
 800379e:	77fb      	strb	r3, [r7, #31]
 80037a0:	7ffb      	ldrb	r3, [r7, #31]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d9e5      	bls.n	8003772 <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	3720      	adds	r7, #32
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	410c0000 	.word	0x410c0000
 80037b4:	418c0000 	.word	0x418c0000
 80037b8:	420c0000 	.word	0x420c0000
 80037bc:	428c0000 	.word	0x428c0000

080037c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037ca:	2003      	movs	r0, #3
 80037cc:	f000 f901 	bl	80039d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037d0:	200f      	movs	r0, #15
 80037d2:	f7ff fc0b 	bl	8002fec <HAL_InitTick>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	71fb      	strb	r3, [r7, #7]
 80037e0:	e001      	b.n	80037e6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037e2:	f7ff f9db 	bl	8002b9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037e6:	79fb      	ldrb	r3, [r7, #7]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037f4:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <HAL_IncTick+0x20>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <HAL_IncTick+0x24>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4413      	add	r3, r2
 8003800:	4a04      	ldr	r2, [pc, #16]	@ (8003814 <HAL_IncTick+0x24>)
 8003802:	6013      	str	r3, [r2, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	200000bc 	.word	0x200000bc
 8003814:	20000868 	.word	0x20000868

08003818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return uwTick;
 800381c:	4b03      	ldr	r3, [pc, #12]	@ (800382c <HAL_GetTick+0x14>)
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20000868 	.word	0x20000868

08003830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003838:	f7ff ffee 	bl	8003818 <HAL_GetTick>
 800383c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003848:	d005      	beq.n	8003856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800384a:	4b0a      	ldr	r3, [pc, #40]	@ (8003874 <HAL_Delay+0x44>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003856:	bf00      	nop
 8003858:	f7ff ffde 	bl	8003818 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	429a      	cmp	r2, r3
 8003866:	d8f7      	bhi.n	8003858 <HAL_Delay+0x28>
  {
  }
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	200000bc 	.word	0x200000bc

08003878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003888:	4b0c      	ldr	r3, [pc, #48]	@ (80038bc <__NVIC_SetPriorityGrouping+0x44>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003894:	4013      	ands	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038aa:	4a04      	ldr	r2, [pc, #16]	@ (80038bc <__NVIC_SetPriorityGrouping+0x44>)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	60d3      	str	r3, [r2, #12]
}
 80038b0:	bf00      	nop
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	e000ed00 	.word	0xe000ed00

080038c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038c4:	4b04      	ldr	r3, [pc, #16]	@ (80038d8 <__NVIC_GetPriorityGrouping+0x18>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0a1b      	lsrs	r3, r3, #8
 80038ca:	f003 0307 	and.w	r3, r3, #7
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	db0b      	blt.n	8003906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ee:	79fb      	ldrb	r3, [r7, #7]
 80038f0:	f003 021f 	and.w	r2, r3, #31
 80038f4:	4907      	ldr	r1, [pc, #28]	@ (8003914 <__NVIC_EnableIRQ+0x38>)
 80038f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	2001      	movs	r0, #1
 80038fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	e000e100 	.word	0xe000e100

08003918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	6039      	str	r1, [r7, #0]
 8003922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003928:	2b00      	cmp	r3, #0
 800392a:	db0a      	blt.n	8003942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	490c      	ldr	r1, [pc, #48]	@ (8003964 <__NVIC_SetPriority+0x4c>)
 8003932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003936:	0112      	lsls	r2, r2, #4
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	440b      	add	r3, r1
 800393c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003940:	e00a      	b.n	8003958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	b2da      	uxtb	r2, r3
 8003946:	4908      	ldr	r1, [pc, #32]	@ (8003968 <__NVIC_SetPriority+0x50>)
 8003948:	79fb      	ldrb	r3, [r7, #7]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	3b04      	subs	r3, #4
 8003950:	0112      	lsls	r2, r2, #4
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	440b      	add	r3, r1
 8003956:	761a      	strb	r2, [r3, #24]
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	e000e100 	.word	0xe000e100
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	@ 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f1c3 0307 	rsb	r3, r3, #7
 8003986:	2b04      	cmp	r3, #4
 8003988:	bf28      	it	cs
 800398a:	2304      	movcs	r3, #4
 800398c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	3304      	adds	r3, #4
 8003992:	2b06      	cmp	r3, #6
 8003994:	d902      	bls.n	800399c <NVIC_EncodePriority+0x30>
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3b03      	subs	r3, #3
 800399a:	e000      	b.n	800399e <NVIC_EncodePriority+0x32>
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	43da      	mvns	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	401a      	ands	r2, r3
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	43d9      	mvns	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c4:	4313      	orrs	r3, r2
         );
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3724      	adds	r7, #36	@ 0x24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b082      	sub	sp, #8
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7ff ff4c 	bl	8003878 <__NVIC_SetPriorityGrouping>
}
 80039e0:	bf00      	nop
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
 80039f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039f6:	2300      	movs	r3, #0
 80039f8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039fa:	f7ff ff61 	bl	80038c0 <__NVIC_GetPriorityGrouping>
 80039fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	6978      	ldr	r0, [r7, #20]
 8003a06:	f7ff ffb1 	bl	800396c <NVIC_EncodePriority>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a10:	4611      	mov	r1, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff ff80 	bl	8003918 <__NVIC_SetPriority>
}
 8003a18:	bf00      	nop
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff ff54 	bl	80038dc <__NVIC_EnableIRQ>
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e014      	b.n	8003a78 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	791b      	ldrb	r3, [r3, #4]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d105      	bne.n	8003a64 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff f8c0 	bl	8002be4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	795b      	ldrb	r3, [r3, #5]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d101      	bne.n	8003a9e <HAL_DAC_Start_DMA+0x1e>
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	e0ab      	b.n	8003bf6 <HAL_DAC_Start_DMA+0x176>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d12f      	bne.n	8003b10 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4a52      	ldr	r2, [pc, #328]	@ (8003c00 <HAL_DAC_Start_DMA+0x180>)
 8003ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	4a51      	ldr	r2, [pc, #324]	@ (8003c04 <HAL_DAC_Start_DMA+0x184>)
 8003abe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a50      	ldr	r2, [pc, #320]	@ (8003c08 <HAL_DAC_Start_DMA+0x188>)
 8003ac6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d013      	beq.n	8003b06 <HAL_DAC_Start_DMA+0x86>
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d845      	bhi.n	8003b70 <HAL_DAC_Start_DMA+0xf0>
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_DAC_Start_DMA+0x72>
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d005      	beq.n	8003afc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003af0:	e03e      	b.n	8003b70 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	3308      	adds	r3, #8
 8003af8:	613b      	str	r3, [r7, #16]
        break;
 8003afa:	e03c      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	330c      	adds	r3, #12
 8003b02:	613b      	str	r3, [r7, #16]
        break;
 8003b04:	e037      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3310      	adds	r3, #16
 8003b0c:	613b      	str	r3, [r7, #16]
        break;
 8003b0e:	e032      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	4a3d      	ldr	r2, [pc, #244]	@ (8003c0c <HAL_DAC_Start_DMA+0x18c>)
 8003b16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4a3c      	ldr	r2, [pc, #240]	@ (8003c10 <HAL_DAC_Start_DMA+0x190>)
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	4a3b      	ldr	r2, [pc, #236]	@ (8003c14 <HAL_DAC_Start_DMA+0x194>)
 8003b26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003b36:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	2b08      	cmp	r3, #8
 8003b3c:	d013      	beq.n	8003b66 <HAL_DAC_Start_DMA+0xe6>
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d817      	bhi.n	8003b74 <HAL_DAC_Start_DMA+0xf4>
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_DAC_Start_DMA+0xd2>
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d005      	beq.n	8003b5c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003b50:	e010      	b.n	8003b74 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	3314      	adds	r3, #20
 8003b58:	613b      	str	r3, [r7, #16]
        break;
 8003b5a:	e00c      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3318      	adds	r3, #24
 8003b62:	613b      	str	r3, [r7, #16]
        break;
 8003b64:	e007      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	331c      	adds	r3, #28
 8003b6c:	613b      	str	r3, [r7, #16]
        break;
 8003b6e:	e002      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003b70:	bf00      	nop
 8003b72:	e000      	b.n	8003b76 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003b74:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d111      	bne.n	8003ba0 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b8a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6898      	ldr	r0, [r3, #8]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	f000 fb8f 	bl	80042b8 <HAL_DMA_Start_IT>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	75fb      	strb	r3, [r7, #23]
 8003b9e:	e010      	b.n	8003bc2 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003bae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	68d8      	ldr	r0, [r3, #12]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	f000 fb7d 	bl	80042b8 <HAL_DMA_Start_IT>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003bc8:	7dfb      	ldrb	r3, [r7, #23]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10c      	bne.n	8003be8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	6819      	ldr	r1, [r3, #0]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2201      	movs	r2, #1
 8003bdc:	409a      	lsls	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	e005      	b.n	8003bf4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	f043 0204 	orr.w	r2, r3, #4
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3718      	adds	r7, #24
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	08004041 	.word	0x08004041
 8003c04:	08004063 	.word	0x08004063
 8003c08:	0800407f 	.word	0x0800407f
 8003c0c:	080040fd 	.word	0x080040fd
 8003c10:	0800411f 	.word	0x0800411f
 8003c14:	0800413b 	.word	0x0800413b

08003c18 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6819      	ldr	r1, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	f003 0310 	and.w	r3, r3, #16
 8003c2e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43da      	mvns	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	400a      	ands	r2, r1
 8003c3e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6819      	ldr	r1, [r3, #0]
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c52:	43da      	mvns	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	400a      	ands	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10d      	bne.n	8003c7e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fba1 	bl	80043ae <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	e00c      	b.n	8003c98 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 fb93 	bl	80043ae <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003c96:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cb8:	d120      	bne.n	8003cfc <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cc8:	d118      	bne.n	8003cfc <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2204      	movs	r2, #4
 8003cce:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	f043 0201 	orr.w	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ce4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cf4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 f84b 	bl	8003d92 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d0a:	d120      	bne.n	8003d4e <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d1a:	d118      	bne.n	8003d4e <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2204      	movs	r2, #4
 8003d20:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	f043 0202 	orr.w	r2, r3, #2
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003d36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003d46:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 f9cd 	bl	80040e8 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b083      	sub	sp, #12
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
	...

08003da8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b088      	sub	sp, #32
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	795b      	ldrb	r3, [r3, #5]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d101      	bne.n	8003dc4 <HAL_DAC_ConfigChannel+0x1c>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	e137      	b.n	8004034 <HAL_DAC_ConfigChannel+0x28c>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2202      	movs	r2, #2
 8003dce:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	f040 8081 	bne.w	8003edc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003dda:	f7ff fd1d 	bl	8003818 <HAL_GetTick>
 8003dde:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d140      	bne.n	8003e68 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003de6:	e018      	b.n	8003e1a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003de8:	f7ff fd16 	bl	8003818 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d911      	bls.n	8003e1a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f043 0208 	orr.w	r2, r3, #8
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2203      	movs	r2, #3
 8003e14:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e10c      	b.n	8004034 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1df      	bne.n	8003de8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003e28:	2001      	movs	r0, #1
 8003e2a:	f7ff fd01 	bl	8003830 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	69d2      	ldr	r2, [r2, #28]
 8003e36:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e38:	e023      	b.n	8003e82 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e3a:	f7ff fced 	bl	8003818 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d90f      	bls.n	8003e68 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	da0a      	bge.n	8003e68 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	f043 0208 	orr.w	r2, r3, #8
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2203      	movs	r2, #3
 8003e62:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e0e5      	b.n	8004034 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	dbe3      	blt.n	8003e3a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003e72:	2001      	movs	r0, #1
 8003e74:	f7ff fcdc 	bl	8003830 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	69d2      	ldr	r2, [r2, #28]
 8003e80:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f003 0310 	and.w	r3, r3, #16
 8003e8e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003e92:	fa01 f303 	lsl.w	r3, r1, r3
 8003e96:	43db      	mvns	r3, r3
 8003e98:	ea02 0103 	and.w	r1, r2, r3
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	6a1a      	ldr	r2, [r3, #32]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f003 0310 	and.w	r3, r3, #16
 8003ea6:	409a      	lsls	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	21ff      	movs	r1, #255	@ 0xff
 8003ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	ea02 0103 	and.w	r1, r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f003 0310 	and.w	r3, r3, #16
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d11d      	bne.n	8003f20 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eea:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f003 0310 	and.w	r3, r3, #16
 8003ef2:	221f      	movs	r2, #31
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69fa      	ldr	r2, [r7, #28]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f003 0310 	and.w	r3, r3, #16
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	69fa      	ldr	r2, [r7, #28]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f26:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f003 0310 	and.w	r3, r3, #16
 8003f2e:	2207      	movs	r2, #7
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69fa      	ldr	r2, [r7, #28]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	431a      	orrs	r2, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f003 0310 	and.w	r3, r3, #16
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	69fa      	ldr	r2, [r7, #28]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69fa      	ldr	r2, [r7, #28]
 8003f66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6819      	ldr	r1, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43da      	mvns	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	400a      	ands	r2, r1
 8003f84:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f003 0310 	and.w	r3, r3, #16
 8003f94:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	69fa      	ldr	r2, [r7, #28]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc4:	d104      	bne.n	8003fd0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	e018      	b.n	8004002 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d104      	bne.n	8003fe2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003fde:	61fb      	str	r3, [r7, #28]
 8003fe0:	e00f      	b.n	8004002 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003fe2:	f003 fb89 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8003fe6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4a14      	ldr	r2, [pc, #80]	@ (800403c <HAL_DAC_ConfigChannel+0x294>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d904      	bls.n	8003ffa <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	e003      	b.n	8004002 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004000:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69fa      	ldr	r2, [r7, #28]
 8004008:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6819      	ldr	r1, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	22c0      	movs	r2, #192	@ 0xc0
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	43da      	mvns	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	400a      	ands	r2, r1
 8004024:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3720      	adds	r7, #32
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	04c4b400 	.word	0x04c4b400

08004040 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f7ff fe81 	bl	8003d56 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	711a      	strb	r2, [r3, #4]
}
 800405a:	bf00      	nop
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f7ff fe7a 	bl	8003d6a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004076:	bf00      	nop
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b084      	sub	sp, #16
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f7ff fe70 	bl	8003d7e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	711a      	strb	r2, [r3, #4]
}
 80040a4:	bf00      	nop
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f7ff ffce 	bl	80040ac <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2201      	movs	r2, #1
 8004114:	711a      	strb	r2, [r3, #4]
}
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b084      	sub	sp, #16
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f7ff ffc7 	bl	80040c0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b084      	sub	sp, #16
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004146:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	f043 0204 	orr.w	r2, r3, #4
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f7ff ffbd 	bl	80040d4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2201      	movs	r2, #1
 800415e:	711a      	strb	r2, [r3, #4]
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e08d      	b.n	8004296 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	4b47      	ldr	r3, [pc, #284]	@ (80042a0 <HAL_DMA_Init+0x138>)
 8004182:	429a      	cmp	r2, r3
 8004184:	d80f      	bhi.n	80041a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	4b45      	ldr	r3, [pc, #276]	@ (80042a4 <HAL_DMA_Init+0x13c>)
 800418e:	4413      	add	r3, r2
 8004190:	4a45      	ldr	r2, [pc, #276]	@ (80042a8 <HAL_DMA_Init+0x140>)
 8004192:	fba2 2303 	umull	r2, r3, r2, r3
 8004196:	091b      	lsrs	r3, r3, #4
 8004198:	009a      	lsls	r2, r3, #2
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a42      	ldr	r2, [pc, #264]	@ (80042ac <HAL_DMA_Init+0x144>)
 80041a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80041a4:	e00e      	b.n	80041c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	4b40      	ldr	r3, [pc, #256]	@ (80042b0 <HAL_DMA_Init+0x148>)
 80041ae:	4413      	add	r3, r2
 80041b0:	4a3d      	ldr	r2, [pc, #244]	@ (80042a8 <HAL_DMA_Init+0x140>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	091b      	lsrs	r3, r3, #4
 80041b8:	009a      	lsls	r2, r3, #2
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a3c      	ldr	r2, [pc, #240]	@ (80042b4 <HAL_DMA_Init+0x14c>)
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80041da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80041e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004200:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fa12 	bl	8004640 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004224:	d102      	bne.n	800422c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004240:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d010      	beq.n	800426c <HAL_DMA_Init+0x104>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b04      	cmp	r3, #4
 8004250:	d80c      	bhi.n	800426c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fa32 	bl	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004268:	605a      	str	r2, [r3, #4]
 800426a:	e008      	b.n	800427e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40020407 	.word	0x40020407
 80042a4:	bffdfff8 	.word	0xbffdfff8
 80042a8:	cccccccd 	.word	0xcccccccd
 80042ac:	40020000 	.word	0x40020000
 80042b0:	bffdfbf8 	.word	0xbffdfbf8
 80042b4:	40020400 	.word	0x40020400

080042b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042c6:	2300      	movs	r3, #0
 80042c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <HAL_DMA_Start_IT+0x20>
 80042d4:	2302      	movs	r3, #2
 80042d6:	e066      	b.n	80043a6 <HAL_DMA_Start_IT+0xee>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d155      	bne.n	8004398 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0201 	bic.w	r2, r2, #1
 8004308:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f957 	bl	80045c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431a:	2b00      	cmp	r3, #0
 800431c:	d008      	beq.n	8004330 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 020e 	orr.w	r2, r2, #14
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	e00f      	b.n	8004350 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0204 	bic.w	r2, r2, #4
 800433e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 020a 	orr.w	r2, r2, #10
 800434e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004368:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800436c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004372:	2b00      	cmp	r3, #0
 8004374:	d007      	beq.n	8004386 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004380:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004384:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0201 	orr.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	e005      	b.n	80043a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80043a0:	2302      	movs	r3, #2
 80043a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80043a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b085      	sub	sp, #20
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d008      	beq.n	80043d8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2204      	movs	r2, #4
 80043ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e040      	b.n	800445a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 020e 	bic.w	r2, r2, #14
 80043e6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043f6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0201 	bic.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440c:	f003 021c 	and.w	r2, r3, #28
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004414:	2101      	movs	r1, #1
 8004416:	fa01 f202 	lsl.w	r2, r1, r2
 800441a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004424:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00c      	beq.n	8004448 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800443c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004446:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004458:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b084      	sub	sp, #16
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004482:	f003 031c 	and.w	r3, r3, #28
 8004486:	2204      	movs	r2, #4
 8004488:	409a      	lsls	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4013      	ands	r3, r2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d026      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x7a>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b00      	cmp	r3, #0
 800449a:	d021      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0320 	and.w	r3, r3, #32
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d107      	bne.n	80044ba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0204 	bic.w	r2, r2, #4
 80044b8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044be:	f003 021c 	and.w	r2, r3, #28
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	2104      	movs	r1, #4
 80044c8:	fa01 f202 	lsl.w	r2, r1, r2
 80044cc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d071      	beq.n	80045ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80044de:	e06c      	b.n	80045ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e4:	f003 031c 	and.w	r3, r3, #28
 80044e8:	2202      	movs	r2, #2
 80044ea:	409a      	lsls	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d02e      	beq.n	8004552 <HAL_DMA_IRQHandler+0xec>
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d029      	beq.n	8004552 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10b      	bne.n	8004524 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f022 020a 	bic.w	r2, r2, #10
 800451a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004528:	f003 021c 	and.w	r2, r3, #28
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	2102      	movs	r1, #2
 8004532:	fa01 f202 	lsl.w	r2, r1, r2
 8004536:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	2b00      	cmp	r3, #0
 8004546:	d038      	beq.n	80045ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004550:	e033      	b.n	80045ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004556:	f003 031c 	and.w	r3, r3, #28
 800455a:	2208      	movs	r2, #8
 800455c:	409a      	lsls	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4013      	ands	r3, r2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d02a      	beq.n	80045bc <HAL_DMA_IRQHandler+0x156>
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d025      	beq.n	80045bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 020e 	bic.w	r2, r2, #14
 800457e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004584:	f003 021c 	and.w	r2, r3, #28
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458c:	2101      	movs	r1, #1
 800458e:	fa01 f202 	lsl.w	r2, r1, r2
 8004592:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d004      	beq.n	80045bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045ba:	bf00      	nop
 80045bc:	bf00      	nop
}
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
 80045d0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80045da:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d004      	beq.n	80045ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80045ec:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f2:	f003 021c 	and.w	r2, r3, #28
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fa:	2101      	movs	r1, #1
 80045fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004600:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	2b10      	cmp	r3, #16
 8004610:	d108      	bne.n	8004624 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004622:	e007      	b.n	8004634 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	60da      	str	r2, [r3, #12]
}
 8004634:	bf00      	nop
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	461a      	mov	r2, r3
 800464e:	4b17      	ldr	r3, [pc, #92]	@ (80046ac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004650:	429a      	cmp	r2, r3
 8004652:	d80a      	bhi.n	800466a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004658:	089b      	lsrs	r3, r3, #2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004660:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6493      	str	r3, [r2, #72]	@ 0x48
 8004668:	e007      	b.n	800467a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	009a      	lsls	r2, r3, #2
 8004672:	4b0f      	ldr	r3, [pc, #60]	@ (80046b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004674:	4413      	add	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	3b08      	subs	r3, #8
 8004682:	4a0c      	ldr	r2, [pc, #48]	@ (80046b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004684:	fba2 2303 	umull	r2, r3, r2, r3
 8004688:	091b      	lsrs	r3, r3, #4
 800468a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004690:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f003 031f 	and.w	r3, r3, #31
 8004698:	2201      	movs	r2, #1
 800469a:	409a      	lsls	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046a0:	bf00      	nop
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	40020407 	.word	0x40020407
 80046b0:	4002081c 	.word	0x4002081c
 80046b4:	cccccccd 	.word	0xcccccccd
 80046b8:	40020880 	.word	0x40020880

080046bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	461a      	mov	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a08      	ldr	r2, [pc, #32]	@ (8004700 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80046de:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	f003 0303 	and.w	r3, r3, #3
 80046e8:	2201      	movs	r2, #1
 80046ea:	409a      	lsls	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80046f0:	bf00      	nop
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	1000823f 	.word	0x1000823f
 8004700:	40020940 	.word	0x40020940

08004704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004712:	e166      	b.n	80049e2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	2101      	movs	r1, #1
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	fa01 f303 	lsl.w	r3, r1, r3
 8004720:	4013      	ands	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 8158 	beq.w	80049dc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	2b01      	cmp	r3, #1
 8004736:	d005      	beq.n	8004744 <HAL_GPIO_Init+0x40>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f003 0303 	and.w	r3, r3, #3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d130      	bne.n	80047a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	2203      	movs	r2, #3
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	43db      	mvns	r3, r3
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4013      	ands	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	4313      	orrs	r3, r2
 800476c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800477a:	2201      	movs	r2, #1
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4013      	ands	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	091b      	lsrs	r3, r3, #4
 8004790:	f003 0201 	and.w	r2, r3, #1
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 0303 	and.w	r3, r3, #3
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d017      	beq.n	80047e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	2203      	movs	r2, #3
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43db      	mvns	r3, r3
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	4013      	ands	r3, r2
 80047c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d123      	bne.n	8004836 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	08da      	lsrs	r2, r3, #3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	3208      	adds	r2, #8
 80047f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	220f      	movs	r2, #15
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	43db      	mvns	r3, r3
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4013      	ands	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	fa02 f303 	lsl.w	r3, r2, r3
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	08da      	lsrs	r2, r3, #3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3208      	adds	r2, #8
 8004830:	6939      	ldr	r1, [r7, #16]
 8004832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2203      	movs	r2, #3
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 0203 	and.w	r2, r3, #3
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	4313      	orrs	r3, r2
 8004862:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	693a      	ldr	r2, [r7, #16]
 8004868:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004872:	2b00      	cmp	r3, #0
 8004874:	f000 80b2 	beq.w	80049dc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004878:	4b61      	ldr	r3, [pc, #388]	@ (8004a00 <HAL_GPIO_Init+0x2fc>)
 800487a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800487c:	4a60      	ldr	r2, [pc, #384]	@ (8004a00 <HAL_GPIO_Init+0x2fc>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6613      	str	r3, [r2, #96]	@ 0x60
 8004884:	4b5e      	ldr	r3, [pc, #376]	@ (8004a00 <HAL_GPIO_Init+0x2fc>)
 8004886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	60bb      	str	r3, [r7, #8]
 800488e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004890:	4a5c      	ldr	r2, [pc, #368]	@ (8004a04 <HAL_GPIO_Init+0x300>)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	089b      	lsrs	r3, r3, #2
 8004896:	3302      	adds	r3, #2
 8004898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800489c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f003 0303 	and.w	r3, r3, #3
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	220f      	movs	r2, #15
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	4013      	ands	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80048ba:	d02b      	beq.n	8004914 <HAL_GPIO_Init+0x210>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a52      	ldr	r2, [pc, #328]	@ (8004a08 <HAL_GPIO_Init+0x304>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d025      	beq.n	8004910 <HAL_GPIO_Init+0x20c>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a51      	ldr	r2, [pc, #324]	@ (8004a0c <HAL_GPIO_Init+0x308>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d01f      	beq.n	800490c <HAL_GPIO_Init+0x208>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a50      	ldr	r2, [pc, #320]	@ (8004a10 <HAL_GPIO_Init+0x30c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d019      	beq.n	8004908 <HAL_GPIO_Init+0x204>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a4f      	ldr	r2, [pc, #316]	@ (8004a14 <HAL_GPIO_Init+0x310>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d013      	beq.n	8004904 <HAL_GPIO_Init+0x200>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a4e      	ldr	r2, [pc, #312]	@ (8004a18 <HAL_GPIO_Init+0x314>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00d      	beq.n	8004900 <HAL_GPIO_Init+0x1fc>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a4d      	ldr	r2, [pc, #308]	@ (8004a1c <HAL_GPIO_Init+0x318>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d007      	beq.n	80048fc <HAL_GPIO_Init+0x1f8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a4c      	ldr	r2, [pc, #304]	@ (8004a20 <HAL_GPIO_Init+0x31c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d101      	bne.n	80048f8 <HAL_GPIO_Init+0x1f4>
 80048f4:	2307      	movs	r3, #7
 80048f6:	e00e      	b.n	8004916 <HAL_GPIO_Init+0x212>
 80048f8:	2308      	movs	r3, #8
 80048fa:	e00c      	b.n	8004916 <HAL_GPIO_Init+0x212>
 80048fc:	2306      	movs	r3, #6
 80048fe:	e00a      	b.n	8004916 <HAL_GPIO_Init+0x212>
 8004900:	2305      	movs	r3, #5
 8004902:	e008      	b.n	8004916 <HAL_GPIO_Init+0x212>
 8004904:	2304      	movs	r3, #4
 8004906:	e006      	b.n	8004916 <HAL_GPIO_Init+0x212>
 8004908:	2303      	movs	r3, #3
 800490a:	e004      	b.n	8004916 <HAL_GPIO_Init+0x212>
 800490c:	2302      	movs	r3, #2
 800490e:	e002      	b.n	8004916 <HAL_GPIO_Init+0x212>
 8004910:	2301      	movs	r3, #1
 8004912:	e000      	b.n	8004916 <HAL_GPIO_Init+0x212>
 8004914:	2300      	movs	r3, #0
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	f002 0203 	and.w	r2, r2, #3
 800491c:	0092      	lsls	r2, r2, #2
 800491e:	4093      	lsls	r3, r2
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004926:	4937      	ldr	r1, [pc, #220]	@ (8004a04 <HAL_GPIO_Init+0x300>)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	089b      	lsrs	r3, r3, #2
 800492c:	3302      	adds	r3, #2
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004934:	4b3b      	ldr	r3, [pc, #236]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	43db      	mvns	r3, r3
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4013      	ands	r3, r2
 8004942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4313      	orrs	r3, r2
 8004956:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004958:	4a32      	ldr	r2, [pc, #200]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800495e:	4b31      	ldr	r3, [pc, #196]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	43db      	mvns	r3, r3
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	4013      	ands	r3, r2
 800496c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d003      	beq.n	8004982 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004982:	4a28      	ldr	r2, [pc, #160]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004988:	4b26      	ldr	r3, [pc, #152]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	43db      	mvns	r3, r3
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4013      	ands	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80049ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80049b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	43db      	mvns	r3, r3
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4013      	ands	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80049d6:	4a13      	ldr	r2, [pc, #76]	@ (8004a24 <HAL_GPIO_Init+0x320>)
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	3301      	adds	r3, #1
 80049e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	fa22 f303 	lsr.w	r3, r2, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f47f ae91 	bne.w	8004714 <HAL_GPIO_Init+0x10>
  }
}
 80049f2:	bf00      	nop
 80049f4:	bf00      	nop
 80049f6:	371c      	adds	r7, #28
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr
 8004a00:	40021000 	.word	0x40021000
 8004a04:	40010000 	.word	0x40010000
 8004a08:	48000400 	.word	0x48000400
 8004a0c:	48000800 	.word	0x48000800
 8004a10:	48000c00 	.word	0x48000c00
 8004a14:	48001000 	.word	0x48001000
 8004a18:	48001400 	.word	0x48001400
 8004a1c:	48001800 	.word	0x48001800
 8004a20:	48001c00 	.word	0x48001c00
 8004a24:	40010400 	.word	0x40010400

08004a28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a32:	2300      	movs	r3, #0
 8004a34:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004a36:	e0c9      	b.n	8004bcc <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004a38:	2201      	movs	r2, #1
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	4013      	ands	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80bc 	beq.w	8004bc6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004a4e:	4a66      	ldr	r2, [pc, #408]	@ (8004be8 <HAL_GPIO_DeInit+0x1c0>)
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	089b      	lsrs	r3, r3, #2
 8004a54:	3302      	adds	r3, #2
 8004a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f003 0303 	and.w	r3, r3, #3
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	220f      	movs	r2, #15
 8004a66:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a76:	d02b      	beq.n	8004ad0 <HAL_GPIO_DeInit+0xa8>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a5c      	ldr	r2, [pc, #368]	@ (8004bec <HAL_GPIO_DeInit+0x1c4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d025      	beq.n	8004acc <HAL_GPIO_DeInit+0xa4>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a5b      	ldr	r2, [pc, #364]	@ (8004bf0 <HAL_GPIO_DeInit+0x1c8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d01f      	beq.n	8004ac8 <HAL_GPIO_DeInit+0xa0>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a5a      	ldr	r2, [pc, #360]	@ (8004bf4 <HAL_GPIO_DeInit+0x1cc>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d019      	beq.n	8004ac4 <HAL_GPIO_DeInit+0x9c>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a59      	ldr	r2, [pc, #356]	@ (8004bf8 <HAL_GPIO_DeInit+0x1d0>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d013      	beq.n	8004ac0 <HAL_GPIO_DeInit+0x98>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a58      	ldr	r2, [pc, #352]	@ (8004bfc <HAL_GPIO_DeInit+0x1d4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00d      	beq.n	8004abc <HAL_GPIO_DeInit+0x94>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a57      	ldr	r2, [pc, #348]	@ (8004c00 <HAL_GPIO_DeInit+0x1d8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <HAL_GPIO_DeInit+0x90>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a56      	ldr	r2, [pc, #344]	@ (8004c04 <HAL_GPIO_DeInit+0x1dc>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d101      	bne.n	8004ab4 <HAL_GPIO_DeInit+0x8c>
 8004ab0:	2307      	movs	r3, #7
 8004ab2:	e00e      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	e00c      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ab8:	2306      	movs	r3, #6
 8004aba:	e00a      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004abc:	2305      	movs	r3, #5
 8004abe:	e008      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ac0:	2304      	movs	r3, #4
 8004ac2:	e006      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e004      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ac8:	2302      	movs	r3, #2
 8004aca:	e002      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004acc:	2301      	movs	r3, #1
 8004ace:	e000      	b.n	8004ad2 <HAL_GPIO_DeInit+0xaa>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	f002 0203 	and.w	r2, r2, #3
 8004ad8:	0092      	lsls	r2, r2, #2
 8004ada:	4093      	lsls	r3, r2
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d132      	bne.n	8004b48 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004ae2:	4b49      	ldr	r3, [pc, #292]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	4947      	ldr	r1, [pc, #284]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004af0:	4b45      	ldr	r3, [pc, #276]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	43db      	mvns	r3, r3
 8004af8:	4943      	ldr	r1, [pc, #268]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004afa:	4013      	ands	r3, r2
 8004afc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004afe:	4b42      	ldr	r3, [pc, #264]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	4940      	ldr	r1, [pc, #256]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004b0c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	43db      	mvns	r3, r3
 8004b14:	493c      	ldr	r1, [pc, #240]	@ (8004c08 <HAL_GPIO_DeInit+0x1e0>)
 8004b16:	4013      	ands	r3, r2
 8004b18:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f003 0303 	and.w	r3, r3, #3
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	220f      	movs	r2, #15
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004be8 <HAL_GPIO_DeInit+0x1c0>)
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	089b      	lsrs	r3, r3, #2
 8004b30:	3302      	adds	r3, #2
 8004b32:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	43da      	mvns	r2, r3
 8004b3a:	482b      	ldr	r0, [pc, #172]	@ (8004be8 <HAL_GPIO_DeInit+0x1c0>)
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	089b      	lsrs	r3, r3, #2
 8004b40:	400a      	ands	r2, r1
 8004b42:	3302      	adds	r3, #2
 8004b44:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	2103      	movs	r1, #3
 8004b52:	fa01 f303 	lsl.w	r3, r1, r3
 8004b56:	431a      	orrs	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	08da      	lsrs	r2, r3, #3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3208      	adds	r2, #8
 8004b64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	220f      	movs	r2, #15
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43db      	mvns	r3, r3
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	08d2      	lsrs	r2, r2, #3
 8004b7c:	4019      	ands	r1, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3208      	adds	r2, #8
 8004b82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	2103      	movs	r1, #3
 8004b90:	fa01 f303 	lsl.w	r3, r1, r3
 8004b94:	43db      	mvns	r3, r3
 8004b96:	401a      	ands	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ba8:	43db      	mvns	r3, r3
 8004baa:	401a      	ands	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	2103      	movs	r1, #3
 8004bba:	fa01 f303 	lsl.w	r3, r1, r3
 8004bbe:	43db      	mvns	r3, r3
 8004bc0:	401a      	ands	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f47f af2f 	bne.w	8004a38 <HAL_GPIO_DeInit+0x10>
  }
}
 8004bda:	bf00      	nop
 8004bdc:	bf00      	nop
 8004bde:	371c      	adds	r7, #28
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr
 8004be8:	40010000 	.word	0x40010000
 8004bec:	48000400 	.word	0x48000400
 8004bf0:	48000800 	.word	0x48000800
 8004bf4:	48000c00 	.word	0x48000c00
 8004bf8:	48001000 	.word	0x48001000
 8004bfc:	48001400 	.word	0x48001400
 8004c00:	48001800 	.word	0x48001800
 8004c04:	48001c00 	.word	0x48001c00
 8004c08:	40010400 	.word	0x40010400

08004c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e08d      	b.n	8004d3a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fe f84c 	bl	8002cd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2224      	movs	r2, #36	@ 0x24
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 0201 	bic.w	r2, r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d107      	bne.n	8004c86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	689a      	ldr	r2, [r3, #8]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c82:	609a      	str	r2, [r3, #8]
 8004c84:	e006      	b.n	8004c94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689a      	ldr	r2, [r3, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d108      	bne.n	8004cae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004caa:	605a      	str	r2, [r3, #4]
 8004cac:	e007      	b.n	8004cbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ce0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	69d9      	ldr	r1, [r3, #28]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a1a      	ldr	r2, [r3, #32]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0201 	orr.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2220      	movs	r2, #32
 8004d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b082      	sub	sp, #8
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d101      	bne.n	8004d54 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e021      	b.n	8004d98 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2224      	movs	r2, #36	@ 0x24
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0201 	bic.w	r2, r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7fe f80d 	bl	8002d8c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af02      	add	r7, sp, #8
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	4608      	mov	r0, r1
 8004daa:	4611      	mov	r1, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4603      	mov	r3, r0
 8004db0:	817b      	strh	r3, [r7, #10]
 8004db2:	460b      	mov	r3, r1
 8004db4:	813b      	strh	r3, [r7, #8]
 8004db6:	4613      	mov	r3, r2
 8004db8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b20      	cmp	r3, #32
 8004dc4:	f040 80f9 	bne.w	8004fba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d002      	beq.n	8004dd4 <HAL_I2C_Mem_Write+0x34>
 8004dce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d105      	bne.n	8004de0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dda:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e0ed      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d101      	bne.n	8004dee <HAL_I2C_Mem_Write+0x4e>
 8004dea:	2302      	movs	r3, #2
 8004dec:	e0e6      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004df6:	f7fe fd0f 	bl	8003818 <HAL_GetTick>
 8004dfa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	2319      	movs	r3, #25
 8004e02:	2201      	movs	r2, #1
 8004e04:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 fac3 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0d1      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2221      	movs	r2, #33	@ 0x21
 8004e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2240      	movs	r2, #64	@ 0x40
 8004e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a3a      	ldr	r2, [r7, #32]
 8004e32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e40:	88f8      	ldrh	r0, [r7, #6]
 8004e42:	893a      	ldrh	r2, [r7, #8]
 8004e44:	8979      	ldrh	r1, [r7, #10]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	9301      	str	r3, [sp, #4]
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	4603      	mov	r3, r0
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f9d3 	bl	80051fc <I2C_RequestMemoryWrite>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e0a9      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	2bff      	cmp	r3, #255	@ 0xff
 8004e70:	d90e      	bls.n	8004e90 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	22ff      	movs	r2, #255	@ 0xff
 8004e76:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	8979      	ldrh	r1, [r7, #10]
 8004e80:	2300      	movs	r3, #0
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 fc47 	bl	800571c <I2C_TransferConfig>
 8004e8e:	e00f      	b.n	8004eb0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	8979      	ldrh	r1, [r7, #10]
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 fc36 	bl	800571c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f000 fac6 	bl	8005446 <I2C_WaitOnTXISFlagUntilTimeout>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d001      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e07b      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	781a      	ldrb	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d034      	beq.n	8004f68 <HAL_I2C_Mem_Write+0x1c8>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d130      	bne.n	8004f68 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2180      	movs	r1, #128	@ 0x80
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fa3f 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e04d      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	2bff      	cmp	r3, #255	@ 0xff
 8004f28:	d90e      	bls.n	8004f48 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	22ff      	movs	r2, #255	@ 0xff
 8004f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	8979      	ldrh	r1, [r7, #10]
 8004f38:	2300      	movs	r3, #0
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 fbeb 	bl	800571c <I2C_TransferConfig>
 8004f46:	e00f      	b.n	8004f68 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	8979      	ldrh	r1, [r7, #10]
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	f000 fbda 	bl	800571c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d19e      	bne.n	8004eb0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f000 faac 	bl	80054d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e01a      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6859      	ldr	r1, [r3, #4]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc4 <HAL_I2C_Mem_Write+0x224>)
 8004f9a:	400b      	ands	r3, r1
 8004f9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	e000      	b.n	8004fbc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004fba:	2302      	movs	r3, #2
  }
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	fe00e800 	.word	0xfe00e800

08004fc8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b088      	sub	sp, #32
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	817b      	strh	r3, [r7, #10]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	813b      	strh	r3, [r7, #8]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b20      	cmp	r3, #32
 8004fec:	f040 80fd 	bne.w	80051ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_I2C_Mem_Read+0x34>
 8004ff6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d105      	bne.n	8005008 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005002:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e0f1      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_I2C_Mem_Read+0x4e>
 8005012:	2302      	movs	r3, #2
 8005014:	e0ea      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800501e:	f7fe fbfb 	bl	8003818 <HAL_GetTick>
 8005022:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	2319      	movs	r3, #25
 800502a:	2201      	movs	r2, #1
 800502c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 f9af 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e0d5      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2222      	movs	r2, #34	@ 0x22
 8005044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2240      	movs	r2, #64	@ 0x40
 800504c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a3a      	ldr	r2, [r7, #32]
 800505a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005060:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005068:	88f8      	ldrh	r0, [r7, #6]
 800506a:	893a      	ldrh	r2, [r7, #8]
 800506c:	8979      	ldrh	r1, [r7, #10]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	9301      	str	r3, [sp, #4]
 8005072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	4603      	mov	r3, r0
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f913 	bl	80052a4 <I2C_RequestMemoryRead>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d005      	beq.n	8005090 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e0ad      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005094:	b29b      	uxth	r3, r3
 8005096:	2bff      	cmp	r3, #255	@ 0xff
 8005098:	d90e      	bls.n	80050b8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2201      	movs	r2, #1
 800509e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	8979      	ldrh	r1, [r7, #10]
 80050a8:	4b52      	ldr	r3, [pc, #328]	@ (80051f4 <HAL_I2C_Mem_Read+0x22c>)
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 fb33 	bl	800571c <I2C_TransferConfig>
 80050b6:	e00f      	b.n	80050d8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	8979      	ldrh	r1, [r7, #10]
 80050ca:	4b4a      	ldr	r3, [pc, #296]	@ (80051f4 <HAL_I2C_Mem_Read+0x22c>)
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050d2:	68f8      	ldr	r0, [r7, #12]
 80050d4:	f000 fb22 	bl	800571c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050de:	2200      	movs	r2, #0
 80050e0:	2104      	movs	r1, #4
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f000 f956 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e07c      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510e:	3b01      	subs	r3, #1
 8005110:	b29a      	uxth	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005128:	b29b      	uxth	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d034      	beq.n	8005198 <HAL_I2C_Mem_Read+0x1d0>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005132:	2b00      	cmp	r3, #0
 8005134:	d130      	bne.n	8005198 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513c:	2200      	movs	r2, #0
 800513e:	2180      	movs	r1, #128	@ 0x80
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f927 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e04d      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005154:	b29b      	uxth	r3, r3
 8005156:	2bff      	cmp	r3, #255	@ 0xff
 8005158:	d90e      	bls.n	8005178 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005164:	b2da      	uxtb	r2, r3
 8005166:	8979      	ldrh	r1, [r7, #10]
 8005168:	2300      	movs	r3, #0
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 fad3 	bl	800571c <I2C_TransferConfig>
 8005176:	e00f      	b.n	8005198 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005186:	b2da      	uxtb	r2, r3
 8005188:	8979      	ldrh	r1, [r7, #10]
 800518a:	2300      	movs	r3, #0
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f000 fac2 	bl	800571c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d19a      	bne.n	80050d8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 f994 	bl	80054d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e01a      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2220      	movs	r2, #32
 80051bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6859      	ldr	r1, [r3, #4]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	4b0b      	ldr	r3, [pc, #44]	@ (80051f8 <HAL_I2C_Mem_Read+0x230>)
 80051ca:	400b      	ands	r3, r1
 80051cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051e6:	2300      	movs	r3, #0
 80051e8:	e000      	b.n	80051ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80051ea:	2302      	movs	r3, #2
  }
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	80002400 	.word	0x80002400
 80051f8:	fe00e800 	.word	0xfe00e800

080051fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	4608      	mov	r0, r1
 8005206:	4611      	mov	r1, r2
 8005208:	461a      	mov	r2, r3
 800520a:	4603      	mov	r3, r0
 800520c:	817b      	strh	r3, [r7, #10]
 800520e:	460b      	mov	r3, r1
 8005210:	813b      	strh	r3, [r7, #8]
 8005212:	4613      	mov	r3, r2
 8005214:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005216:	88fb      	ldrh	r3, [r7, #6]
 8005218:	b2da      	uxtb	r2, r3
 800521a:	8979      	ldrh	r1, [r7, #10]
 800521c:	4b20      	ldr	r3, [pc, #128]	@ (80052a0 <I2C_RequestMemoryWrite+0xa4>)
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fa79 	bl	800571c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800522a:	69fa      	ldr	r2, [r7, #28]
 800522c:	69b9      	ldr	r1, [r7, #24]
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 f909 	bl	8005446 <I2C_WaitOnTXISFlagUntilTimeout>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e02c      	b.n	8005298 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800523e:	88fb      	ldrh	r3, [r7, #6]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d105      	bne.n	8005250 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005244:	893b      	ldrh	r3, [r7, #8]
 8005246:	b2da      	uxtb	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	629a      	str	r2, [r3, #40]	@ 0x28
 800524e:	e015      	b.n	800527c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005250:	893b      	ldrh	r3, [r7, #8]
 8005252:	0a1b      	lsrs	r3, r3, #8
 8005254:	b29b      	uxth	r3, r3
 8005256:	b2da      	uxtb	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800525e:	69fa      	ldr	r2, [r7, #28]
 8005260:	69b9      	ldr	r1, [r7, #24]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f8ef 	bl	8005446 <I2C_WaitOnTXISFlagUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e012      	b.n	8005298 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005272:	893b      	ldrh	r3, [r7, #8]
 8005274:	b2da      	uxtb	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2200      	movs	r2, #0
 8005284:	2180      	movs	r1, #128	@ 0x80
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f884 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e000      	b.n	8005298 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	80002000 	.word	0x80002000

080052a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af02      	add	r7, sp, #8
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	4608      	mov	r0, r1
 80052ae:	4611      	mov	r1, r2
 80052b0:	461a      	mov	r2, r3
 80052b2:	4603      	mov	r3, r0
 80052b4:	817b      	strh	r3, [r7, #10]
 80052b6:	460b      	mov	r3, r1
 80052b8:	813b      	strh	r3, [r7, #8]
 80052ba:	4613      	mov	r3, r2
 80052bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80052be:	88fb      	ldrh	r3, [r7, #6]
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	8979      	ldrh	r1, [r7, #10]
 80052c4:	4b20      	ldr	r3, [pc, #128]	@ (8005348 <I2C_RequestMemoryRead+0xa4>)
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	2300      	movs	r3, #0
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f000 fa26 	bl	800571c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d0:	69fa      	ldr	r2, [r7, #28]
 80052d2:	69b9      	ldr	r1, [r7, #24]
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 f8b6 	bl	8005446 <I2C_WaitOnTXISFlagUntilTimeout>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e02c      	b.n	800533e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052e4:	88fb      	ldrh	r3, [r7, #6]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d105      	bne.n	80052f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052ea:	893b      	ldrh	r3, [r7, #8]
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80052f4:	e015      	b.n	8005322 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052f6:	893b      	ldrh	r3, [r7, #8]
 80052f8:	0a1b      	lsrs	r3, r3, #8
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005304:	69fa      	ldr	r2, [r7, #28]
 8005306:	69b9      	ldr	r1, [r7, #24]
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 f89c 	bl	8005446 <I2C_WaitOnTXISFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e012      	b.n	800533e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005318:	893b      	ldrh	r3, [r7, #8]
 800531a:	b2da      	uxtb	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	2200      	movs	r2, #0
 800532a:	2140      	movs	r1, #64	@ 0x40
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 f831 	bl	8005394 <I2C_WaitOnFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	80002000 	.word	0x80002000

0800534c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b02      	cmp	r3, #2
 8005360:	d103      	bne.n	800536a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2200      	movs	r2, #0
 8005368:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	2b01      	cmp	r3, #1
 8005376:	d007      	beq.n	8005388 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699a      	ldr	r2, [r3, #24]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f042 0201 	orr.w	r2, r2, #1
 8005386:	619a      	str	r2, [r3, #24]
  }
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	603b      	str	r3, [r7, #0]
 80053a0:	4613      	mov	r3, r2
 80053a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053a4:	e03b      	b.n	800541e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80053a6:	69ba      	ldr	r2, [r7, #24]
 80053a8:	6839      	ldr	r1, [r7, #0]
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f8d6 	bl	800555c <I2C_IsErrorOccurred>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e041      	b.n	800543e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053c0:	d02d      	beq.n	800541e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fe fa29 	bl	8003818 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d122      	bne.n	800541e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699a      	ldr	r2, [r3, #24]
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	4013      	ands	r3, r2
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d113      	bne.n	800541e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f043 0220 	orr.w	r2, r3, #32
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2220      	movs	r2, #32
 8005406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e00f      	b.n	800543e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699a      	ldr	r2, [r3, #24]
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	4013      	ands	r3, r2
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	429a      	cmp	r2, r3
 800542c:	bf0c      	ite	eq
 800542e:	2301      	moveq	r3, #1
 8005430:	2300      	movne	r3, #0
 8005432:	b2db      	uxtb	r3, r3
 8005434:	461a      	mov	r2, r3
 8005436:	79fb      	ldrb	r3, [r7, #7]
 8005438:	429a      	cmp	r2, r3
 800543a:	d0b4      	beq.n	80053a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}

08005446 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b084      	sub	sp, #16
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005452:	e033      	b.n	80054bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	68b9      	ldr	r1, [r7, #8]
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 f87f 	bl	800555c <I2C_IsErrorOccurred>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e031      	b.n	80054cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800546e:	d025      	beq.n	80054bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005470:	f7fe f9d2 	bl	8003818 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	429a      	cmp	r2, r3
 800547e:	d302      	bcc.n	8005486 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d11a      	bne.n	80054bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	f003 0302 	and.w	r3, r3, #2
 8005490:	2b02      	cmp	r3, #2
 8005492:	d013      	beq.n	80054bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005498:	f043 0220 	orr.w	r2, r3, #32
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e007      	b.n	80054cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d1c4      	bne.n	8005454 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054e0:	e02f      	b.n	8005542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 f838 	bl	800555c <I2C_IsErrorOccurred>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e02d      	b.n	8005552 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f6:	f7fe f98f 	bl	8003818 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	429a      	cmp	r2, r3
 8005504:	d302      	bcc.n	800550c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d11a      	bne.n	8005542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	f003 0320 	and.w	r3, r3, #32
 8005516:	2b20      	cmp	r3, #32
 8005518:	d013      	beq.n	8005542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551e:	f043 0220 	orr.w	r2, r3, #32
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2220      	movs	r2, #32
 800552a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e007      	b.n	8005552 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b20      	cmp	r3, #32
 800554e:	d1c8      	bne.n	80054e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b08a      	sub	sp, #40	@ 0x28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005576:	2300      	movs	r3, #0
 8005578:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	2b00      	cmp	r3, #0
 8005586:	d068      	beq.n	800565a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2210      	movs	r2, #16
 800558e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005590:	e049      	b.n	8005626 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005598:	d045      	beq.n	8005626 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800559a:	f7fe f93d 	bl	8003818 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d302      	bcc.n	80055b0 <I2C_IsErrorOccurred+0x54>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d13a      	bne.n	8005626 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055d2:	d121      	bne.n	8005618 <I2C_IsErrorOccurred+0xbc>
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055da:	d01d      	beq.n	8005618 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80055dc:	7cfb      	ldrb	r3, [r7, #19]
 80055de:	2b20      	cmp	r3, #32
 80055e0:	d01a      	beq.n	8005618 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80055f2:	f7fe f911 	bl	8003818 <HAL_GetTick>
 80055f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055f8:	e00e      	b.n	8005618 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055fa:	f7fe f90d 	bl	8003818 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b19      	cmp	r3, #25
 8005606:	d907      	bls.n	8005618 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	f043 0320 	orr.w	r3, r3, #32
 800560e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005616:	e006      	b.n	8005626 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	2b20      	cmp	r3, #32
 8005624:	d1e9      	bne.n	80055fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f003 0320 	and.w	r3, r3, #32
 8005630:	2b20      	cmp	r3, #32
 8005632:	d003      	beq.n	800563c <I2C_IsErrorOccurred+0xe0>
 8005634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0aa      	beq.n	8005592 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800563c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005640:	2b00      	cmp	r3, #0
 8005642:	d103      	bne.n	800564c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2220      	movs	r2, #32
 800564a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	f043 0304 	orr.w	r3, r3, #4
 8005652:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00b      	beq.n	8005684 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800566c:	6a3b      	ldr	r3, [r7, #32]
 800566e:	f043 0301 	orr.w	r3, r3, #1
 8005672:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800567c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f043 0308 	orr.w	r3, r3, #8
 8005694:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800569e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00b      	beq.n	80056c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80056b0:	6a3b      	ldr	r3, [r7, #32]
 80056b2:	f043 0302 	orr.w	r3, r3, #2
 80056b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80056c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d01c      	beq.n	800570a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f7ff fe3b 	bl	800534c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6859      	ldr	r1, [r3, #4]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005718 <I2C_IsErrorOccurred+0x1bc>)
 80056e2:	400b      	ands	r3, r1
 80056e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	431a      	orrs	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2220      	movs	r2, #32
 80056f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800570a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800570e:	4618      	mov	r0, r3
 8005710:	3728      	adds	r7, #40	@ 0x28
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	fe00e800 	.word	0xfe00e800

0800571c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	460b      	mov	r3, r1
 8005728:	817b      	strh	r3, [r7, #10]
 800572a:	4613      	mov	r3, r2
 800572c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800572e:	897b      	ldrh	r3, [r7, #10]
 8005730:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005734:	7a7b      	ldrb	r3, [r7, #9]
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800573c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	4313      	orrs	r3, r2
 8005746:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800574a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	0d5b      	lsrs	r3, r3, #21
 8005756:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800575a:	4b08      	ldr	r3, [pc, #32]	@ (800577c <I2C_TransferConfig+0x60>)
 800575c:	430b      	orrs	r3, r1
 800575e:	43db      	mvns	r3, r3
 8005760:	ea02 0103 	and.w	r1, r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800576e:	bf00      	nop
 8005770:	371c      	adds	r7, #28
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	03ff63ff 	.word	0x03ff63ff

08005780 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b20      	cmp	r3, #32
 8005794:	d138      	bne.n	8005808 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e032      	b.n	800580a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2224      	movs	r2, #36	@ 0x24
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0201 	bic.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6819      	ldr	r1, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f042 0201 	orr.w	r2, r2, #1
 80057f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e000      	b.n	800580a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005808:	2302      	movs	r3, #2
  }
}
 800580a:	4618      	mov	r0, r3
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005816:	b480      	push	{r7}
 8005818:	b085      	sub	sp, #20
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b20      	cmp	r3, #32
 800582a:	d139      	bne.n	80058a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005832:	2b01      	cmp	r3, #1
 8005834:	d101      	bne.n	800583a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005836:	2302      	movs	r3, #2
 8005838:	e033      	b.n	80058a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2224      	movs	r2, #36	@ 0x24
 8005846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0201 	bic.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005868:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4313      	orrs	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	e000      	b.n	80058a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058a0:	2302      	movs	r3, #2
  }
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
	...

080058b0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af02      	add	r7, sp, #8
 80058b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80058bc:	f7fd ffac 	bl	8003818 <HAL_GetTick>
 80058c0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d102      	bne.n	80058ce <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	73fb      	strb	r3, [r7, #15]
 80058cc:	e092      	b.n	80059f4 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f040 808b 	bne.w	80059f4 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fd fa78 	bl	8002dd4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80058e4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 fad0 	bl	8005e8e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	4b42      	ldr	r3, [pc, #264]	@ (8005a00 <HAL_OSPI_Init+0x150>)
 80058f6:	4013      	ands	r3, r2
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	68d1      	ldr	r1, [r2, #12]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	6912      	ldr	r2, [r2, #16]
 8005900:	3a01      	subs	r2, #1
 8005902:	0412      	lsls	r2, r2, #16
 8005904:	4311      	orrs	r1, r2
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	6952      	ldr	r2, [r2, #20]
 800590a:	3a01      	subs	r2, #1
 800590c:	0212      	lsls	r2, r2, #8
 800590e:	4311      	orrs	r1, r2
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005914:	4311      	orrs	r1, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	69d2      	ldr	r2, [r2, #28]
 800591a:	4311      	orrs	r1, r2
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6812      	ldr	r2, [r2, #0]
 8005920:	430b      	orrs	r3, r1
 8005922:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	0412      	lsls	r2, r2, #16
 800592e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	3b01      	subs	r3, #1
 8005940:	021a      	lsls	r2, r3, #8
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2200      	movs	r2, #0
 8005954:	2120      	movs	r1, #32
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fde0 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005960:	7bfb      	ldrb	r3, [r7, #15]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d146      	bne.n	80059f4 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	1e5a      	subs	r2, r3, #1
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800599c:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a8:	431a      	orrs	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d107      	bne.n	80059dc <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0202 	orr.w	r2, r2, #2
 80059da:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059e4:	d103      	bne.n	80059ee <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	645a      	str	r2, [r3, #68]	@ 0x44
 80059ec:	e002      	b.n	80059f4 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	f8e0f8f4 	.word	0xf8e0f8f4

08005a04 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d102      	bne.n	8005a1c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	73fb      	strb	r3, [r7, #15]
 8005a1a:	e015      	b.n	8005a48 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 0201 	bic.w	r2, r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	689a      	ldr	r2, [r3, #8]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0202 	bic.w	r2, r2, #2
 8005a3a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f7fd fa35 	bl	8002eac <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b08a      	sub	sp, #40	@ 0x28
 8005a56:	af02      	add	r7, sp, #8
 8005a58:	60f8      	str	r0, [r7, #12]
 8005a5a:	60b9      	str	r1, [r7, #8]
 8005a5c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8005a5e:	f7fd fedb 	bl	8003818 <HAL_GetTick>
 8005a62:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a68:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d104      	bne.n	8005a80 <HAL_OSPI_Command+0x2e>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a7e:	d10d      	bne.n	8005a9c <HAL_OSPI_Command+0x4a>
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	2b14      	cmp	r3, #20
 8005a84:	d103      	bne.n	8005a8e <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d006      	beq.n	8005a9c <HAL_OSPI_Command+0x4a>
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b24      	cmp	r3, #36	@ 0x24
 8005a92:	d153      	bne.n	8005b3c <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d14f      	bne.n	8005b3c <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2120      	movs	r1, #32
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 fd38 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005aac:	4603      	mov	r3, r0
 8005aae:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005ab0:	7ffb      	ldrb	r3, [r7, #31]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d148      	bne.n	8005b48 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8005abc:	68b9      	ldr	r1, [r7, #8]
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 fd64 	bl	800658c <OSPI_ConfigCmd>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005ac8:	7ffb      	ldrb	r3, [r7, #31]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d13c      	bne.n	8005b48 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10e      	bne.n	8005af4 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	9300      	str	r3, [sp, #0]
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	2201      	movs	r2, #1
 8005ade:	2102      	movs	r1, #2
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f000 fd1b 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2202      	movs	r2, #2
 8005af0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8005af2:	e029      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2204      	movs	r2, #4
 8005b00:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005b02:	e021      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d10b      	bne.n	8005b24 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b10:	2b24      	cmp	r3, #36	@ 0x24
 8005b12:	d103      	bne.n	8005b1c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2204      	movs	r2, #4
 8005b18:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005b1a:	e015      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2214      	movs	r2, #20
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005b22:	e011      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b28:	2b14      	cmp	r3, #20
 8005b2a:	d103      	bne.n	8005b34 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2204      	movs	r2, #4
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005b32:	e009      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2224      	movs	r2, #36	@ 0x24
 8005b38:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005b3a:	e005      	b.n	8005b48 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2210      	movs	r2, #16
 8005b44:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b46:	e000      	b.n	8005b4a <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8005b48:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005b4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3720      	adds	r7, #32
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08a      	sub	sp, #40	@ 0x28
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005b60:	f7fd fe5a 	bl	8003818 <HAL_GetTick>
 8005b64:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	3350      	adds	r3, #80	@ 0x50
 8005b6c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d105      	bne.n	8005b80 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b7e:	e057      	b.n	8005c30 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b84:	2b04      	cmp	r3, #4
 8005b86:	d14e      	bne.n	8005c26 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005bb0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	2104      	movs	r1, #4
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 fcad 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005bc6:	7ffb      	ldrb	r3, [r7, #31]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d113      	bne.n	8005bf4 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be4:	1e5a      	subs	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1df      	bne.n	8005bb2 <HAL_OSPI_Transmit+0x5e>
 8005bf2:	e000      	b.n	8005bf6 <HAL_OSPI_Transmit+0xa2>
          break;
 8005bf4:	bf00      	nop

      if (status == HAL_OK)
 8005bf6:	7ffb      	ldrb	r3, [r7, #31]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d119      	bne.n	8005c30 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	2201      	movs	r2, #1
 8005c04:	2102      	movs	r1, #2
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f000 fc88 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005c10:	7ffb      	ldrb	r3, [r7, #31]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10c      	bne.n	8005c30 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2202      	movs	r2, #2
 8005c22:	645a      	str	r2, [r3, #68]	@ 0x44
 8005c24:	e004      	b.n	8005c30 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2210      	movs	r2, #16
 8005c2e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005c30:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3720      	adds	r7, #32
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b08c      	sub	sp, #48	@ 0x30
 8005c3e:	af02      	add	r7, sp, #8
 8005c40:	60f8      	str	r0, [r7, #12]
 8005c42:	60b9      	str	r1, [r7, #8]
 8005c44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005c46:	f7fd fde7 	bl	8003818 <HAL_GetTick>
 8005c4a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	3350      	adds	r3, #80	@ 0x50
 8005c52:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c5a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005c64:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2208      	movs	r2, #8
 8005c76:	649a      	str	r2, [r3, #72]	@ 0x48
 8005c78:	e07c      	b.n	8005d74 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d172      	bne.n	8005d68 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005cae:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cb8:	d104      	bne.n	8005cc4 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	69ba      	ldr	r2, [r7, #24]
 8005cc0:	649a      	str	r2, [r3, #72]	@ 0x48
 8005cc2:	e011      	b.n	8005ce8 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005ccc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d004      	beq.n	8005cde <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	649a      	str	r2, [r3, #72]	@ 0x48
 8005cdc:	e004      	b.n	8005ce8 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	2106      	movs	r1, #6
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 fc12 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8005cfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d114      	bne.n	8005d30 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d0a:	69fa      	ldr	r2, [r7, #28]
 8005d0c:	7812      	ldrb	r2, [r2, #0]
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d20:	1e5a      	subs	r2, r3, #1
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1dc      	bne.n	8005ce8 <HAL_OSPI_Receive+0xae>
 8005d2e:	e000      	b.n	8005d32 <HAL_OSPI_Receive+0xf8>
          break;
 8005d30:	bf00      	nop

      if (status == HAL_OK)
 8005d32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d11c      	bne.n	8005d74 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	2201      	movs	r2, #1
 8005d42:	2102      	movs	r1, #2
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 fbe9 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8005d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10d      	bne.n	8005d74 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2202      	movs	r2, #2
 8005d64:	645a      	str	r2, [r3, #68]	@ 0x44
 8005d66:	e005      	b.n	8005d74 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2210      	movs	r2, #16
 8005d72:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005d74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3728      	adds	r7, #40	@ 0x28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08a      	sub	sp, #40	@ 0x28
 8005d84:	af02      	add	r7, sp, #8
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005d8c:	f7fd fd44 	bl	8003818 <HAL_GetTick>
 8005d90:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d98:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005da2:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005da8:	2b04      	cmp	r3, #4
 8005daa:	d164      	bne.n	8005e76 <HAL_OSPI_AutoPolling+0xf6>
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005db4:	d15f      	bne.n	8005e76 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	2120      	movs	r1, #32
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f000 fbab 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005dca:	7ffb      	ldrb	r3, [r7, #31]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d158      	bne.n	8005e82 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	6812      	ldr	r2, [r2, #0]
 8005dd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	6852      	ldr	r2, [r2, #4]
 8005de4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	6912      	ldr	r2, [r2, #16]
 8005df0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	6899      	ldr	r1, [r3, #8]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	430b      	orrs	r3, r1
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005e12:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005e1c:	d104      	bne.n	8005e28 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	649a      	str	r2, [r3, #72]	@ 0x48
 8005e26:	e011      	b.n	8005e4c <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d004      	beq.n	8005e42 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005e40:	e004      	b.n	8005e4c <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	2201      	movs	r2, #1
 8005e54:	2108      	movs	r1, #8
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 fb60 	bl	800651c <OSPI_WaitFlagStateUntilTimeout>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005e60:	7ffb      	ldrb	r3, [r7, #31]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10d      	bne.n	8005e82 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2202      	movs	r2, #2
 8005e72:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005e74:	e005      	b.n	8005e82 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2210      	movs	r2, #16
 8005e7e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005e80:	e000      	b.n	8005e84 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8005e82:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005e84:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3720      	adds	r7, #32
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b083      	sub	sp, #12
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	683a      	ldr	r2, [r7, #0]
 8005e9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b092      	sub	sp, #72	@ 0x48
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a08      	ldr	r2, [pc, #32]	@ (8005eec <HAL_OSPIM_Config+0x40>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d105      	bne.n	8005eda <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8005ed8:	e004      	b.n	8005ee4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8005eda:	2301      	movs	r3, #1
 8005edc:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005eea:	e01f      	b.n	8005f2c <HAL_OSPIM_Config+0x80>
 8005eec:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8005ef0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	b2d8      	uxtb	r0, r3
 8005ef8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005efc:	f107 0114 	add.w	r1, r7, #20
 8005f00:	4613      	mov	r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	4413      	add	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	440b      	add	r3, r1
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	f000 fca0 	bl	8006850 <OSPIM_GetConfig>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d005      	beq.n	8005f22 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2208      	movs	r2, #8
 8005f20:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005f22:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005f26:	3301      	adds	r3, #1
 8005f28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005f2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d9dd      	bls.n	8005ef0 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8005f34:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f040 82e3 	bne.w	8006504 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8005f3e:	4bc5      	ldr	r3, [pc, #788]	@ (8006254 <HAL_OSPIM_Config+0x3a8>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00b      	beq.n	8005f62 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005f4a:	4bc2      	ldr	r3, [pc, #776]	@ (8006254 <HAL_OSPIM_Config+0x3a8>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4ac1      	ldr	r2, [pc, #772]	@ (8006254 <HAL_OSPIM_Config+0x3a8>)
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8005f56:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005f5a:	f043 0301 	orr.w	r3, r3, #1
 8005f5e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8005f62:	4bbd      	ldr	r3, [pc, #756]	@ (8006258 <HAL_OSPIM_Config+0x3ac>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00b      	beq.n	8005f86 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005f6e:	4bba      	ldr	r3, [pc, #744]	@ (8006258 <HAL_OSPIM_Config+0x3ac>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4ab9      	ldr	r2, [pc, #740]	@ (8006258 <HAL_OSPIM_Config+0x3ac>)
 8005f74:	f023 0301 	bic.w	r3, r3, #1
 8005f78:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8005f7a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005f7e:	f043 0302 	orr.w	r3, r3, #2
 8005f82:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005f86:	49b5      	ldr	r1, [pc, #724]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 8005f88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	3348      	adds	r3, #72	@ 0x48
 8005f94:	443b      	add	r3, r7
 8005f96:	3b2c      	subs	r3, #44	@ 0x2c
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	440b      	add	r3, r1
 8005fa0:	6859      	ldr	r1, [r3, #4]
 8005fa2:	48ae      	ldr	r0, [pc, #696]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 8005fa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	3348      	adds	r3, #72	@ 0x48
 8005fb0:	443b      	add	r3, r7
 8005fb2:	3b2c      	subs	r3, #44	@ 0x2c
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4403      	add	r3, r0
 8005fc0:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8005fc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	3348      	adds	r3, #72	@ 0x48
 8005fce:	443b      	add	r3, r7
 8005fd0:	3b34      	subs	r3, #52	@ 0x34
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	f000 80a1 	beq.w	800611c <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8005fda:	49a0      	ldr	r1, [pc, #640]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 8005fdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fde:	4613      	mov	r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	4413      	add	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	3348      	adds	r3, #72	@ 0x48
 8005fe8:	443b      	add	r3, r7
 8005fea:	3b34      	subs	r3, #52	@ 0x34
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	440b      	add	r3, r1
 8005ff4:	6859      	ldr	r1, [r3, #4]
 8005ff6:	4899      	ldr	r0, [pc, #612]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 8005ff8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	3348      	adds	r3, #72	@ 0x48
 8006004:	443b      	add	r3, r7
 8006006:	3b34      	subs	r3, #52	@ 0x34
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3b01      	subs	r3, #1
 800600c:	f021 0201 	bic.w	r2, r1, #1
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4403      	add	r3, r0
 8006014:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8006016:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006018:	4613      	mov	r3, r2
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	4413      	add	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	3348      	adds	r3, #72	@ 0x48
 8006022:	443b      	add	r3, r7
 8006024:	3b30      	subs	r3, #48	@ 0x30
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d01d      	beq.n	8006068 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800602c:	498b      	ldr	r1, [pc, #556]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 800602e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006030:	4613      	mov	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4413      	add	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	3348      	adds	r3, #72	@ 0x48
 800603a:	443b      	add	r3, r7
 800603c:	3b30      	subs	r3, #48	@ 0x30
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3b01      	subs	r3, #1
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	440b      	add	r3, r1
 8006046:	6859      	ldr	r1, [r3, #4]
 8006048:	4884      	ldr	r0, [pc, #528]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 800604a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800604c:	4613      	mov	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	3348      	adds	r3, #72	@ 0x48
 8006056:	443b      	add	r3, r7
 8006058:	3b30      	subs	r3, #48	@ 0x30
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3b01      	subs	r3, #1
 800605e:	f021 0210 	bic.w	r2, r1, #16
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4403      	add	r3, r0
 8006066:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006068:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800606a:	4613      	mov	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	3348      	adds	r3, #72	@ 0x48
 8006074:	443b      	add	r3, r7
 8006076:	3b28      	subs	r3, #40	@ 0x28
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d021      	beq.n	80060c2 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800607e:	4977      	ldr	r1, [pc, #476]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 8006080:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006082:	4613      	mov	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	3348      	adds	r3, #72	@ 0x48
 800608c:	443b      	add	r3, r7
 800608e:	3b28      	subs	r3, #40	@ 0x28
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	3b01      	subs	r3, #1
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	440b      	add	r3, r1
 800609c:	6859      	ldr	r1, [r3, #4]
 800609e:	486f      	ldr	r0, [pc, #444]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 80060a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060a2:	4613      	mov	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4413      	add	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	3348      	adds	r3, #72	@ 0x48
 80060ac:	443b      	add	r3, r7
 80060ae:	3b28      	subs	r3, #40	@ 0x28
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4403      	add	r3, r0
 80060c0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80060c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060c4:	4613      	mov	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4413      	add	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	3348      	adds	r3, #72	@ 0x48
 80060ce:	443b      	add	r3, r7
 80060d0:	3b24      	subs	r3, #36	@ 0x24
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d021      	beq.n	800611c <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80060d8:	4960      	ldr	r1, [pc, #384]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 80060da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060dc:	4613      	mov	r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	4413      	add	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	3348      	adds	r3, #72	@ 0x48
 80060e6:	443b      	add	r3, r7
 80060e8:	3b24      	subs	r3, #36	@ 0x24
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	3b01      	subs	r3, #1
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	440b      	add	r3, r1
 80060f6:	6859      	ldr	r1, [r3, #4]
 80060f8:	4858      	ldr	r0, [pc, #352]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 80060fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060fc:	4613      	mov	r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4413      	add	r3, r2
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	3348      	adds	r3, #72	@ 0x48
 8006106:	443b      	add	r3, r7
 8006108:	3b24      	subs	r3, #36	@ 0x24
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3b01      	subs	r3, #1
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	4403      	add	r3, r0
 800611a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	6819      	ldr	r1, [r3, #0]
 8006120:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	3348      	adds	r3, #72	@ 0x48
 800612e:	443b      	add	r3, r7
 8006130:	3b34      	subs	r3, #52	@ 0x34
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4299      	cmp	r1, r3
 8006136:	d03c      	beq.n	80061b2 <HAL_OSPIM_Config+0x306>
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	6899      	ldr	r1, [r3, #8]
 800613c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	3348      	adds	r3, #72	@ 0x48
 800614a:	443b      	add	r3, r7
 800614c:	3b2c      	subs	r3, #44	@ 0x2c
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4299      	cmp	r1, r3
 8006152:	d02e      	beq.n	80061b2 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	6859      	ldr	r1, [r3, #4]
 8006158:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800615c:	4613      	mov	r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	3348      	adds	r3, #72	@ 0x48
 8006166:	443b      	add	r3, r7
 8006168:	3b30      	subs	r3, #48	@ 0x30
 800616a:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800616c:	4299      	cmp	r1, r3
 800616e:	d103      	bne.n	8006178 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d11c      	bne.n	80061b2 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	68d9      	ldr	r1, [r3, #12]
 800617c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006180:	4613      	mov	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	3348      	adds	r3, #72	@ 0x48
 800618a:	443b      	add	r3, r7
 800618c:	3b28      	subs	r3, #40	@ 0x28
 800618e:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006190:	4299      	cmp	r1, r3
 8006192:	d00e      	beq.n	80061b2 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	6919      	ldr	r1, [r3, #16]
 8006198:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800619c:	4613      	mov	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	3348      	adds	r3, #72	@ 0x48
 80061a6:	443b      	add	r3, r7
 80061a8:	3b24      	subs	r3, #36	@ 0x24
 80061aa:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80061ac:	4299      	cmp	r1, r3
 80061ae:	f040 80d4 	bne.w	800635a <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80061b2:	492a      	ldr	r1, [pc, #168]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 80061b4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80061b8:	4613      	mov	r3, r2
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	3348      	adds	r3, #72	@ 0x48
 80061c2:	443b      	add	r3, r7
 80061c4:	3b34      	subs	r3, #52	@ 0x34
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	3b01      	subs	r3, #1
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	440b      	add	r3, r1
 80061ce:	6859      	ldr	r1, [r3, #4]
 80061d0:	4822      	ldr	r0, [pc, #136]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 80061d2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	3348      	adds	r3, #72	@ 0x48
 80061e0:	443b      	add	r3, r7
 80061e2:	3b34      	subs	r3, #52	@ 0x34
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	f021 0201 	bic.w	r2, r1, #1
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4403      	add	r3, r0
 80061f0:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80061f2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	3348      	adds	r3, #72	@ 0x48
 8006200:	443b      	add	r3, r7
 8006202:	3b30      	subs	r3, #48	@ 0x30
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d01f      	beq.n	800624a <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800620a:	4914      	ldr	r1, [pc, #80]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 800620c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006210:	4613      	mov	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4413      	add	r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	3348      	adds	r3, #72	@ 0x48
 800621a:	443b      	add	r3, r7
 800621c:	3b30      	subs	r3, #48	@ 0x30
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3b01      	subs	r3, #1
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	440b      	add	r3, r1
 8006226:	6859      	ldr	r1, [r3, #4]
 8006228:	480c      	ldr	r0, [pc, #48]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 800622a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	3348      	adds	r3, #72	@ 0x48
 8006238:	443b      	add	r3, r7
 800623a:	3b30      	subs	r3, #48	@ 0x30
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3b01      	subs	r3, #1
 8006240:	f021 0210 	bic.w	r2, r1, #16
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4403      	add	r3, r0
 8006248:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800624a:	4904      	ldr	r1, [pc, #16]	@ (800625c <HAL_OSPIM_Config+0x3b0>)
 800624c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006250:	e006      	b.n	8006260 <HAL_OSPIM_Config+0x3b4>
 8006252:	bf00      	nop
 8006254:	a0001000 	.word	0xa0001000
 8006258:	a0001400 	.word	0xa0001400
 800625c:	50061c00 	.word	0x50061c00
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	3348      	adds	r3, #72	@ 0x48
 800626a:	443b      	add	r3, r7
 800626c:	3b2c      	subs	r3, #44	@ 0x2c
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3b01      	subs	r3, #1
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	440b      	add	r3, r1
 8006276:	6859      	ldr	r1, [r3, #4]
 8006278:	48a5      	ldr	r0, [pc, #660]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 800627a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800627e:	4613      	mov	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	4413      	add	r3, r2
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	3348      	adds	r3, #72	@ 0x48
 8006288:	443b      	add	r3, r7
 800628a:	3b2c      	subs	r3, #44	@ 0x2c
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3b01      	subs	r3, #1
 8006290:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	4403      	add	r3, r0
 8006298:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800629a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800629e:	4613      	mov	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4413      	add	r3, r2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	3348      	adds	r3, #72	@ 0x48
 80062a8:	443b      	add	r3, r7
 80062aa:	3b28      	subs	r3, #40	@ 0x28
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d023      	beq.n	80062fa <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80062b2:	4997      	ldr	r1, [pc, #604]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80062b4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80062b8:	4613      	mov	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	3348      	adds	r3, #72	@ 0x48
 80062c2:	443b      	add	r3, r7
 80062c4:	3b28      	subs	r3, #40	@ 0x28
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	440b      	add	r3, r1
 80062d2:	6859      	ldr	r1, [r3, #4]
 80062d4:	488e      	ldr	r0, [pc, #568]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80062d6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80062da:	4613      	mov	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4413      	add	r3, r2
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	3348      	adds	r3, #72	@ 0x48
 80062e4:	443b      	add	r3, r7
 80062e6:	3b28      	subs	r3, #40	@ 0x28
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3b01      	subs	r3, #1
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	4403      	add	r3, r0
 80062f8:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80062fa:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80062fe:	4613      	mov	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	3348      	adds	r3, #72	@ 0x48
 8006308:	443b      	add	r3, r7
 800630a:	3b24      	subs	r3, #36	@ 0x24
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d023      	beq.n	800635a <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006312:	497f      	ldr	r1, [pc, #508]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006314:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006318:	4613      	mov	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	3348      	adds	r3, #72	@ 0x48
 8006322:	443b      	add	r3, r7
 8006324:	3b24      	subs	r3, #36	@ 0x24
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3b01      	subs	r3, #1
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	440b      	add	r3, r1
 8006332:	6859      	ldr	r1, [r3, #4]
 8006334:	4876      	ldr	r0, [pc, #472]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006336:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800633a:	4613      	mov	r3, r2
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	3348      	adds	r3, #72	@ 0x48
 8006344:	443b      	add	r3, r7
 8006346:	3b24      	subs	r3, #36	@ 0x24
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3b01      	subs	r3, #1
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4403      	add	r3, r0
 8006358:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800635a:	4a6d      	ldr	r2, [pc, #436]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	3b01      	subs	r3, #1
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800636c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800636e:	025b      	lsls	r3, r3, #9
 8006370:	431a      	orrs	r2, r3
 8006372:	4967      	ldr	r1, [pc, #412]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	3b01      	subs	r3, #1
 800637a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	440b      	add	r3, r1
 8006382:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8006384:	4a62      	ldr	r2, [pc, #392]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3b01      	subs	r3, #1
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f023 0203 	bic.w	r2, r3, #3
 8006396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	431a      	orrs	r2, r3
 800639c:	495c      	ldr	r1, [pc, #368]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	f042 0201 	orr.w	r2, r2, #1
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	440b      	add	r3, r1
 80063ac:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d014      	beq.n	80063e0 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80063b6:	4a56      	ldr	r2, [pc, #344]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	3b01      	subs	r3, #1
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80063c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063ca:	015b      	lsls	r3, r3, #5
 80063cc:	431a      	orrs	r2, r3
 80063ce:	4950      	ldr	r1, [pc, #320]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	3b01      	subs	r3, #1
 80063d6:	f042 0210 	orr.w	r2, r2, #16
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	440b      	add	r3, r1
 80063de:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d019      	beq.n	8006420 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80063ec:	4a48      	ldr	r2, [pc, #288]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	3b01      	subs	r3, #1
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006404:	049b      	lsls	r3, r3, #18
 8006406:	431a      	orrs	r2, r3
 8006408:	4941      	ldr	r1, [pc, #260]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	3b01      	subs	r3, #1
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	440b      	add	r3, r1
 800641c:	605a      	str	r2, [r3, #4]
 800641e:	e01c      	b.n	800645a <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d018      	beq.n	800645a <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006428:	4a39      	ldr	r2, [pc, #228]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	3b01      	subs	r3, #1
 8006430:	f003 0301 	and.w	r3, r3, #1
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800643e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006440:	069b      	lsls	r3, r3, #26
 8006442:	431a      	orrs	r2, r3
 8006444:	4932      	ldr	r1, [pc, #200]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	3b01      	subs	r3, #1
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	440b      	add	r3, r1
 8006458:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d019      	beq.n	800649a <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006466:	4a2a      	ldr	r2, [pc, #168]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	3b01      	subs	r3, #1
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800647c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800647e:	049b      	lsls	r3, r3, #18
 8006480:	431a      	orrs	r2, r3
 8006482:	4923      	ldr	r1, [pc, #140]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	3b01      	subs	r3, #1
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	440b      	add	r3, r1
 8006496:	605a      	str	r2, [r3, #4]
 8006498:	e01c      	b.n	80064d4 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d018      	beq.n	80064d4 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80064a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	3b01      	subs	r3, #1
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80064b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064ba:	069b      	lsls	r3, r3, #26
 80064bc:	431a      	orrs	r2, r3
 80064be:	4914      	ldr	r1, [pc, #80]	@ (8006510 <HAL_OSPIM_Config+0x664>)
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	3b01      	subs	r3, #1
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	440b      	add	r3, r1
 80064d2:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80064d4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d005      	beq.n	80064ec <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80064e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <HAL_OSPIM_Config+0x668>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006514 <HAL_OSPIM_Config+0x668>)
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80064ec:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d005      	beq.n	8006504 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80064f8:	4b07      	ldr	r3, [pc, #28]	@ (8006518 <HAL_OSPIM_Config+0x66c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a06      	ldr	r2, [pc, #24]	@ (8006518 <HAL_OSPIM_Config+0x66c>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8006504:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006508:	4618      	mov	r0, r3
 800650a:	3748      	adds	r7, #72	@ 0x48
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	50061c00 	.word	0x50061c00
 8006514:	a0001000 	.word	0xa0001000
 8006518:	a0001400 	.word	0xa0001400

0800651c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	603b      	str	r3, [r7, #0]
 8006528:	4613      	mov	r3, r2
 800652a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800652c:	e01a      	b.n	8006564 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006534:	d016      	beq.n	8006564 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006536:	f7fd f96f 	bl	8003818 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	429a      	cmp	r2, r3
 8006544:	d302      	bcc.n	800654c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10b      	bne.n	8006564 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006552:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006558:	f043 0201 	orr.w	r2, r3, #1
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e00e      	b.n	8006582 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	6a1a      	ldr	r2, [r3, #32]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	4013      	ands	r3, r2
 800656e:	2b00      	cmp	r3, #0
 8006570:	bf14      	ite	ne
 8006572:	2301      	movne	r3, #1
 8006574:	2300      	moveq	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	461a      	mov	r2, r3
 800657a:	79fb      	ldrb	r3, [r7, #7]
 800657c:	429a      	cmp	r2, r3
 800657e:	d1d6      	bne.n	800652e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
	...

0800658c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800658c:	b480      	push	{r7}
 800658e:	b089      	sub	sp, #36	@ 0x24
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006596:	2300      	movs	r3, #0
 8006598:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80065a8:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10a      	bne.n	80065c8 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d114      	bne.n	80065fa <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80065d8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80065e2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80065ec:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	e013      	b.n	8006622 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006602:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800660c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8006616:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8006620:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800662a:	431a      	orrs	r2, r3
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	2b00      	cmp	r3, #0
 8006636:	d012      	beq.n	800665e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006650:	4319      	orrs	r1, r3
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006656:	430b      	orrs	r3, r1
 8006658:	431a      	orrs	r2, r3
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f023 021f 	bic.w	r2, r3, #31
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800666a:	431a      	orrs	r2, r3
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006674:	2b00      	cmp	r3, #0
 8006676:	d009      	beq.n	800668c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d105      	bne.n	800668c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3a01      	subs	r2, #1
 800668a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8099 	beq.w	80067c8 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d055      	beq.n	800674a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d01e      	beq.n	80066e4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	4b68      	ldr	r3, [pc, #416]	@ (800684c <OSPI_ConfigCmd+0x2c0>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	683a      	ldr	r2, [r7, #0]
 80066b0:	68d1      	ldr	r1, [r2, #12]
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	6952      	ldr	r2, [r2, #20]
 80066b6:	4311      	orrs	r1, r2
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	6912      	ldr	r2, [r2, #16]
 80066bc:	4311      	orrs	r1, r2
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	69d2      	ldr	r2, [r2, #28]
 80066c2:	4311      	orrs	r1, r2
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066c8:	4311      	orrs	r1, r2
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	6a12      	ldr	r2, [r2, #32]
 80066ce:	4311      	orrs	r1, r2
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80066d4:	4311      	orrs	r1, r2
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80066da:	430a      	orrs	r2, r1
 80066dc:	431a      	orrs	r2, r3
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	601a      	str	r2, [r3, #0]
 80066e2:	e028      	b.n	8006736 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80066ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	68d1      	ldr	r1, [r2, #12]
 80066f4:	683a      	ldr	r2, [r7, #0]
 80066f6:	6952      	ldr	r2, [r2, #20]
 80066f8:	4311      	orrs	r1, r2
 80066fa:	683a      	ldr	r2, [r7, #0]
 80066fc:	6912      	ldr	r2, [r2, #16]
 80066fe:	4311      	orrs	r1, r2
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	69d2      	ldr	r2, [r2, #28]
 8006704:	4311      	orrs	r1, r2
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800670a:	4311      	orrs	r1, r2
 800670c:	683a      	ldr	r2, [r7, #0]
 800670e:	6a12      	ldr	r2, [r2, #32]
 8006710:	430a      	orrs	r2, r1
 8006712:	431a      	orrs	r2, r3
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006720:	d109      	bne.n	8006736 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006726:	2b08      	cmp	r3, #8
 8006728:	d105      	bne.n	8006736 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	6992      	ldr	r2, [r2, #24]
 8006746:	649a      	str	r2, [r3, #72]	@ 0x48
 8006748:	e078      	b.n	800683c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	2b00      	cmp	r3, #0
 8006750:	d017      	beq.n	8006782 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800675a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	68d1      	ldr	r1, [r2, #12]
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	6952      	ldr	r2, [r2, #20]
 8006766:	4311      	orrs	r1, r2
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	6912      	ldr	r2, [r2, #16]
 800676c:	4311      	orrs	r1, r2
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006772:	4311      	orrs	r1, r2
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006778:	430a      	orrs	r2, r1
 800677a:	431a      	orrs	r2, r3
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	e01d      	b.n	80067be <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68d9      	ldr	r1, [r3, #12]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	4319      	orrs	r1, r3
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	430b      	orrs	r3, r1
 800679a:	431a      	orrs	r2, r3
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067a8:	d109      	bne.n	80067be <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80067ae:	2b08      	cmp	r3, #8
 80067b0:	d105      	bne.n	80067be <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	689a      	ldr	r2, [r3, #8]
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	e039      	b.n	800683c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	69db      	ldr	r3, [r3, #28]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d030      	beq.n	8006832 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d017      	beq.n	8006808 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80067e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	69d1      	ldr	r1, [r2, #28]
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067ec:	4311      	orrs	r1, r2
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	6a12      	ldr	r2, [r2, #32]
 80067f2:	4311      	orrs	r1, r2
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80067f8:	4311      	orrs	r1, r2
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80067fe:	430a      	orrs	r2, r1
 8006800:	431a      	orrs	r2, r3
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	e00e      	b.n	8006826 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	69d9      	ldr	r1, [r3, #28]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006818:	4319      	orrs	r1, r3
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	430b      	orrs	r3, r1
 8006820:	431a      	orrs	r2, r3
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	6992      	ldr	r2, [r2, #24]
 800682e:	649a      	str	r2, [r3, #72]	@ 0x48
 8006830:	e004      	b.n	800683c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2208      	movs	r2, #8
 800683a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800683c:	7ffb      	ldrb	r3, [r7, #31]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3724      	adds	r7, #36	@ 0x24
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	f0ffc0c0 	.word	0xf0ffc0c0

08006850 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	4603      	mov	r3, r0
 8006858:	6039      	str	r1, [r7, #0]
 800685a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800685c:	2300      	movs	r3, #0
 800685e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8006864:	79fb      	ldrb	r3, [r7, #7]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d005      	beq.n	8006876 <OSPIM_GetConfig+0x26>
 800686a:	79fb      	ldrb	r3, [r7, #7]
 800686c:	2b02      	cmp	r3, #2
 800686e:	d802      	bhi.n	8006876 <OSPIM_GetConfig+0x26>
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d102      	bne.n	800687c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	75fb      	strb	r3, [r7, #23]
 800687a:	e08e      	b.n	800699a <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	2200      	movs	r2, #0
 8006880:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2200      	movs	r2, #0
 8006886:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2200      	movs	r2, #0
 800688c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2200      	movs	r2, #0
 8006892:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	2200      	movs	r2, #0
 8006898:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800689a:	79fb      	ldrb	r3, [r7, #7]
 800689c:	2b02      	cmp	r3, #2
 800689e:	d101      	bne.n	80068a4 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80068a0:	4b41      	ldr	r3, [pc, #260]	@ (80069a8 <OSPIM_GetConfig+0x158>)
 80068a2:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80068a4:	2300      	movs	r3, #0
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	e074      	b.n	8006994 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80068aa:	4a40      	ldr	r2, [pc, #256]	@ (80069ac <OSPIM_GetConfig+0x15c>)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f003 0301 	and.w	r3, r3, #1
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00a      	beq.n	80068d6 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	4053      	eors	r3, r2
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d103      	bne.n	80068d6 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	1c5a      	adds	r2, r3, #1
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f003 0310 	and.w	r3, r3, #16
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00a      	beq.n	80068f6 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	4053      	eors	r3, r2
 80068e6:	f003 0320 	and.w	r3, r3, #32
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d103      	bne.n	80068f6 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00a      	beq.n	8006916 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8006900:	68ba      	ldr	r2, [r7, #8]
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	4053      	eors	r3, r2
 8006906:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800690a:	2b00      	cmp	r3, #0
 800690c:	d103      	bne.n	8006916 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	1c5a      	adds	r2, r3, #1
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d018      	beq.n	8006952 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	4053      	eors	r3, r2
 8006926:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d111      	bne.n	8006952 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d106      	bne.n	8006946 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3301      	adds	r3, #1
 800693c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	60da      	str	r2, [r3, #12]
 8006944:	e005      	b.n	8006952 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3301      	adds	r3, #1
 800694a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d018      	beq.n	800698e <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	4053      	eors	r3, r2
 8006962:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d111      	bne.n	800698e <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d106      	bne.n	8006982 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3301      	adds	r3, #1
 8006978:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	611a      	str	r2, [r3, #16]
 8006980:	e005      	b.n	800698e <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	3301      	adds	r3, #1
 8006986:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	3301      	adds	r3, #1
 8006992:	60fb      	str	r3, [r7, #12]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d987      	bls.n	80068aa <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800699a:	7dfb      	ldrb	r3, [r7, #23]
}
 800699c:	4618      	mov	r0, r3
 800699e:	371c      	adds	r7, #28
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	04040222 	.word	0x04040222
 80069ac:	50061c00 	.word	0x50061c00

080069b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80069b0:	b480      	push	{r7}
 80069b2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80069b4:	4b0d      	ldr	r3, [pc, #52]	@ (80069ec <HAL_PWREx_GetVoltageRange+0x3c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c0:	d102      	bne.n	80069c8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80069c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069c6:	e00b      	b.n	80069e0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80069c8:	4b08      	ldr	r3, [pc, #32]	@ (80069ec <HAL_PWREx_GetVoltageRange+0x3c>)
 80069ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d6:	d102      	bne.n	80069de <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80069d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069dc:	e000      	b.n	80069e0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80069de:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	40007000 	.word	0x40007000

080069f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d141      	bne.n	8006a82 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80069fe:	4b4b      	ldr	r3, [pc, #300]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a0a:	d131      	bne.n	8006a70 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a0c:	4b47      	ldr	r3, [pc, #284]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a12:	4a46      	ldr	r2, [pc, #280]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a1c:	4b43      	ldr	r3, [pc, #268]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a24:	4a41      	ldr	r2, [pc, #260]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006a2c:	4b40      	ldr	r3, [pc, #256]	@ (8006b30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2232      	movs	r2, #50	@ 0x32
 8006a32:	fb02 f303 	mul.w	r3, r2, r3
 8006a36:	4a3f      	ldr	r2, [pc, #252]	@ (8006b34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006a38:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3c:	0c9b      	lsrs	r3, r3, #18
 8006a3e:	3301      	adds	r3, #1
 8006a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a42:	e002      	b.n	8006a4a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a4a:	4b38      	ldr	r3, [pc, #224]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a56:	d102      	bne.n	8006a5e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1f2      	bne.n	8006a44 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a5e:	4b33      	ldr	r3, [pc, #204]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a6a:	d158      	bne.n	8006b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e057      	b.n	8006b20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a70:	4b2e      	ldr	r3, [pc, #184]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a76:	4a2d      	ldr	r2, [pc, #180]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006a80:	e04d      	b.n	8006b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a88:	d141      	bne.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a8a:	4b28      	ldr	r3, [pc, #160]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a96:	d131      	bne.n	8006afc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a98:	4b24      	ldr	r3, [pc, #144]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a9e:	4a23      	ldr	r2, [pc, #140]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006aa8:	4b20      	ldr	r3, [pc, #128]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ab2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ab6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8006b30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2232      	movs	r2, #50	@ 0x32
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8006b34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac8:	0c9b      	lsrs	r3, r3, #18
 8006aca:	3301      	adds	r3, #1
 8006acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ace:	e002      	b.n	8006ad6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad6:	4b15      	ldr	r3, [pc, #84]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae2:	d102      	bne.n	8006aea <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1f2      	bne.n	8006ad0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006aea:	4b10      	ldr	r3, [pc, #64]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006af6:	d112      	bne.n	8006b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e011      	b.n	8006b20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006afc:	4b0b      	ldr	r3, [pc, #44]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b02:	4a0a      	ldr	r2, [pc, #40]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006b0c:	e007      	b.n	8006b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006b0e:	4b07      	ldr	r3, [pc, #28]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006b16:	4a05      	ldr	r2, [pc, #20]	@ (8006b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b1c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	40007000 	.word	0x40007000
 8006b30:	2000004c 	.word	0x2000004c
 8006b34:	431bde83 	.word	0x431bde83

08006b38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d102      	bne.n	8006b4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	f000 bc08 	b.w	800735c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b4c:	4b96      	ldr	r3, [pc, #600]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f003 030c 	and.w	r3, r3, #12
 8006b54:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b56:	4b94      	ldr	r3, [pc, #592]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	f003 0303 	and.w	r3, r3, #3
 8006b5e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0310 	and.w	r3, r3, #16
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 80e4 	beq.w	8006d36 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d007      	beq.n	8006b84 <HAL_RCC_OscConfig+0x4c>
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	2b0c      	cmp	r3, #12
 8006b78:	f040 808b 	bne.w	8006c92 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	f040 8087 	bne.w	8006c92 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006b84:	4b88      	ldr	r3, [pc, #544]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d005      	beq.n	8006b9c <HAL_RCC_OscConfig+0x64>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	699b      	ldr	r3, [r3, #24]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e3df      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a1a      	ldr	r2, [r3, #32]
 8006ba0:	4b81      	ldr	r3, [pc, #516]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0308 	and.w	r3, r3, #8
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d004      	beq.n	8006bb6 <HAL_RCC_OscConfig+0x7e>
 8006bac:	4b7e      	ldr	r3, [pc, #504]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bb4:	e005      	b.n	8006bc2 <HAL_RCC_OscConfig+0x8a>
 8006bb6:	4b7c      	ldr	r3, [pc, #496]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bbc:	091b      	lsrs	r3, r3, #4
 8006bbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d223      	bcs.n	8006c0e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 fdfe 	bl	80077cc <RCC_SetFlashLatencyFromMSIRange>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e3c0      	b.n	800735c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006bda:	4b73      	ldr	r3, [pc, #460]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a72      	ldr	r2, [pc, #456]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006be0:	f043 0308 	orr.w	r3, r3, #8
 8006be4:	6013      	str	r3, [r2, #0]
 8006be6:	4b70      	ldr	r3, [pc, #448]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	496d      	ldr	r1, [pc, #436]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bf8:	4b6b      	ldr	r3, [pc, #428]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	021b      	lsls	r3, r3, #8
 8006c06:	4968      	ldr	r1, [pc, #416]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	604b      	str	r3, [r1, #4]
 8006c0c:	e025      	b.n	8006c5a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c0e:	4b66      	ldr	r3, [pc, #408]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a65      	ldr	r2, [pc, #404]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c14:	f043 0308 	orr.w	r3, r3, #8
 8006c18:	6013      	str	r3, [r2, #0]
 8006c1a:	4b63      	ldr	r3, [pc, #396]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	4960      	ldr	r1, [pc, #384]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	69db      	ldr	r3, [r3, #28]
 8006c38:	021b      	lsls	r3, r3, #8
 8006c3a:	495b      	ldr	r1, [pc, #364]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d109      	bne.n	8006c5a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fdbe 	bl	80077cc <RCC_SetFlashLatencyFromMSIRange>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e380      	b.n	800735c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c5a:	f000 fcc1 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	4b51      	ldr	r3, [pc, #324]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	091b      	lsrs	r3, r3, #4
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	4950      	ldr	r1, [pc, #320]	@ (8006dac <HAL_RCC_OscConfig+0x274>)
 8006c6c:	5ccb      	ldrb	r3, [r1, r3]
 8006c6e:	f003 031f 	and.w	r3, r3, #31
 8006c72:	fa22 f303 	lsr.w	r3, r2, r3
 8006c76:	4a4e      	ldr	r2, [pc, #312]	@ (8006db0 <HAL_RCC_OscConfig+0x278>)
 8006c78:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8006db4 <HAL_RCC_OscConfig+0x27c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fc f9b4 	bl	8002fec <HAL_InitTick>
 8006c84:	4603      	mov	r3, r0
 8006c86:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d052      	beq.n	8006d34 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	e364      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d032      	beq.n	8006d00 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006c9a:	4b43      	ldr	r3, [pc, #268]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a42      	ldr	r2, [pc, #264]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006ca0:	f043 0301 	orr.w	r3, r3, #1
 8006ca4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ca6:	f7fc fdb7 	bl	8003818 <HAL_GetTick>
 8006caa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006cac:	e008      	b.n	8006cc0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006cae:	f7fc fdb3 	bl	8003818 <HAL_GetTick>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d901      	bls.n	8006cc0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e34d      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006cc0:	4b39      	ldr	r3, [pc, #228]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0302 	and.w	r3, r3, #2
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d0f0      	beq.n	8006cae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ccc:	4b36      	ldr	r3, [pc, #216]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a35      	ldr	r2, [pc, #212]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cd2:	f043 0308 	orr.w	r3, r3, #8
 8006cd6:	6013      	str	r3, [r2, #0]
 8006cd8:	4b33      	ldr	r3, [pc, #204]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	4930      	ldr	r1, [pc, #192]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cea:	4b2f      	ldr	r3, [pc, #188]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	021b      	lsls	r3, r3, #8
 8006cf8:	492b      	ldr	r1, [pc, #172]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	604b      	str	r3, [r1, #4]
 8006cfe:	e01a      	b.n	8006d36 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006d00:	4b29      	ldr	r3, [pc, #164]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a28      	ldr	r2, [pc, #160]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d06:	f023 0301 	bic.w	r3, r3, #1
 8006d0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d0c:	f7fc fd84 	bl	8003818 <HAL_GetTick>
 8006d10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d12:	e008      	b.n	8006d26 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d14:	f7fc fd80 	bl	8003818 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e31a      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d26:	4b20      	ldr	r3, [pc, #128]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 0302 	and.w	r3, r3, #2
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1f0      	bne.n	8006d14 <HAL_RCC_OscConfig+0x1dc>
 8006d32:	e000      	b.n	8006d36 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006d34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d073      	beq.n	8006e2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	2b08      	cmp	r3, #8
 8006d46:	d005      	beq.n	8006d54 <HAL_RCC_OscConfig+0x21c>
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	2b0c      	cmp	r3, #12
 8006d4c:	d10e      	bne.n	8006d6c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	2b03      	cmp	r3, #3
 8006d52:	d10b      	bne.n	8006d6c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d54:	4b14      	ldr	r3, [pc, #80]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d063      	beq.n	8006e28 <HAL_RCC_OscConfig+0x2f0>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d15f      	bne.n	8006e28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e2f7      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d74:	d106      	bne.n	8006d84 <HAL_RCC_OscConfig+0x24c>
 8006d76:	4b0c      	ldr	r3, [pc, #48]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d80:	6013      	str	r3, [r2, #0]
 8006d82:	e025      	b.n	8006dd0 <HAL_RCC_OscConfig+0x298>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d8c:	d114      	bne.n	8006db8 <HAL_RCC_OscConfig+0x280>
 8006d8e:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a05      	ldr	r2, [pc, #20]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	4b03      	ldr	r3, [pc, #12]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a02      	ldr	r2, [pc, #8]	@ (8006da8 <HAL_RCC_OscConfig+0x270>)
 8006da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	e013      	b.n	8006dd0 <HAL_RCC_OscConfig+0x298>
 8006da8:	40021000 	.word	0x40021000
 8006dac:	0800cb98 	.word	0x0800cb98
 8006db0:	2000004c 	.word	0x2000004c
 8006db4:	200000b8 	.word	0x200000b8
 8006db8:	4ba0      	ldr	r3, [pc, #640]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a9f      	ldr	r2, [pc, #636]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dc2:	6013      	str	r3, [r2, #0]
 8006dc4:	4b9d      	ldr	r3, [pc, #628]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a9c      	ldr	r2, [pc, #624]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d013      	beq.n	8006e00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd8:	f7fc fd1e 	bl	8003818 <HAL_GetTick>
 8006ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dde:	e008      	b.n	8006df2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006de0:	f7fc fd1a 	bl	8003818 <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	2b64      	cmp	r3, #100	@ 0x64
 8006dec:	d901      	bls.n	8006df2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e2b4      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006df2:	4b92      	ldr	r3, [pc, #584]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d0f0      	beq.n	8006de0 <HAL_RCC_OscConfig+0x2a8>
 8006dfe:	e014      	b.n	8006e2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e00:	f7fc fd0a 	bl	8003818 <HAL_GetTick>
 8006e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e06:	e008      	b.n	8006e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e08:	f7fc fd06 	bl	8003818 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	2b64      	cmp	r3, #100	@ 0x64
 8006e14:	d901      	bls.n	8006e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e2a0      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e1a:	4b88      	ldr	r3, [pc, #544]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1f0      	bne.n	8006e08 <HAL_RCC_OscConfig+0x2d0>
 8006e26:	e000      	b.n	8006e2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d060      	beq.n	8006ef8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	2b04      	cmp	r3, #4
 8006e3a:	d005      	beq.n	8006e48 <HAL_RCC_OscConfig+0x310>
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	2b0c      	cmp	r3, #12
 8006e40:	d119      	bne.n	8006e76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d116      	bne.n	8006e76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e48:	4b7c      	ldr	r3, [pc, #496]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d005      	beq.n	8006e60 <HAL_RCC_OscConfig+0x328>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e27d      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e60:	4b76      	ldr	r3, [pc, #472]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	061b      	lsls	r3, r3, #24
 8006e6e:	4973      	ldr	r1, [pc, #460]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e70:	4313      	orrs	r3, r2
 8006e72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e74:	e040      	b.n	8006ef8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d023      	beq.n	8006ec6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a6e      	ldr	r2, [pc, #440]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e8a:	f7fc fcc5 	bl	8003818 <HAL_GetTick>
 8006e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e90:	e008      	b.n	8006ea4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e92:	f7fc fcc1 	bl	8003818 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d901      	bls.n	8006ea4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e25b      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ea4:	4b65      	ldr	r3, [pc, #404]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d0f0      	beq.n	8006e92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb0:	4b62      	ldr	r3, [pc, #392]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	061b      	lsls	r3, r3, #24
 8006ebe:	495f      	ldr	r1, [pc, #380]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	604b      	str	r3, [r1, #4]
 8006ec4:	e018      	b.n	8006ef8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a5c      	ldr	r2, [pc, #368]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed2:	f7fc fca1 	bl	8003818 <HAL_GetTick>
 8006ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ed8:	e008      	b.n	8006eec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eda:	f7fc fc9d 	bl	8003818 <HAL_GetTick>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	2b02      	cmp	r3, #2
 8006ee6:	d901      	bls.n	8006eec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e237      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006eec:	4b53      	ldr	r3, [pc, #332]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1f0      	bne.n	8006eda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0308 	and.w	r3, r3, #8
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d03c      	beq.n	8006f7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d01c      	beq.n	8006f46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f12:	4a4a      	ldr	r2, [pc, #296]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f14:	f043 0301 	orr.w	r3, r3, #1
 8006f18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f1c:	f7fc fc7c 	bl	8003818 <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f24:	f7fc fc78 	bl	8003818 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e212      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f36:	4b41      	ldr	r3, [pc, #260]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d0ef      	beq.n	8006f24 <HAL_RCC_OscConfig+0x3ec>
 8006f44:	e01b      	b.n	8006f7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f46:	4b3d      	ldr	r3, [pc, #244]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f4c:	4a3b      	ldr	r2, [pc, #236]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f4e:	f023 0301 	bic.w	r3, r3, #1
 8006f52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f56:	f7fc fc5f 	bl	8003818 <HAL_GetTick>
 8006f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f5c:	e008      	b.n	8006f70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f5e:	f7fc fc5b 	bl	8003818 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	2b02      	cmp	r3, #2
 8006f6a:	d901      	bls.n	8006f70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006f6c:	2303      	movs	r3, #3
 8006f6e:	e1f5      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006f70:	4b32      	ldr	r3, [pc, #200]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f76:	f003 0302 	and.w	r3, r3, #2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1ef      	bne.n	8006f5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f000 80a6 	beq.w	80070d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006f90:	4b2a      	ldr	r3, [pc, #168]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10d      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f9c:	4b27      	ldr	r3, [pc, #156]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fa0:	4a26      	ldr	r2, [pc, #152]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fa8:	4b24      	ldr	r3, [pc, #144]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8006faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fb0:	60bb      	str	r3, [r7, #8]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fb8:	4b21      	ldr	r3, [pc, #132]	@ (8007040 <HAL_RCC_OscConfig+0x508>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d118      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8007040 <HAL_RCC_OscConfig+0x508>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8007040 <HAL_RCC_OscConfig+0x508>)
 8006fca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fd0:	f7fc fc22 	bl	8003818 <HAL_GetTick>
 8006fd4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fd8:	f7fc fc1e 	bl	8003818 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e1b8      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fea:	4b15      	ldr	r3, [pc, #84]	@ (8007040 <HAL_RCC_OscConfig+0x508>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0f0      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d108      	bne.n	8007010 <HAL_RCC_OscConfig+0x4d8>
 8006ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8007000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007004:	4a0d      	ldr	r2, [pc, #52]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8007006:	f043 0301 	orr.w	r3, r3, #1
 800700a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800700e:	e029      	b.n	8007064 <HAL_RCC_OscConfig+0x52c>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	2b05      	cmp	r3, #5
 8007016:	d115      	bne.n	8007044 <HAL_RCC_OscConfig+0x50c>
 8007018:	4b08      	ldr	r3, [pc, #32]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 800701a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800701e:	4a07      	ldr	r2, [pc, #28]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8007020:	f043 0304 	orr.w	r3, r3, #4
 8007024:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007028:	4b04      	ldr	r3, [pc, #16]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 800702a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800702e:	4a03      	ldr	r2, [pc, #12]	@ (800703c <HAL_RCC_OscConfig+0x504>)
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007038:	e014      	b.n	8007064 <HAL_RCC_OscConfig+0x52c>
 800703a:	bf00      	nop
 800703c:	40021000 	.word	0x40021000
 8007040:	40007000 	.word	0x40007000
 8007044:	4b9d      	ldr	r3, [pc, #628]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800704a:	4a9c      	ldr	r2, [pc, #624]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800704c:	f023 0301 	bic.w	r3, r3, #1
 8007050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007054:	4b99      	ldr	r3, [pc, #612]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800705a:	4a98      	ldr	r2, [pc, #608]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800705c:	f023 0304 	bic.w	r3, r3, #4
 8007060:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d016      	beq.n	800709a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800706c:	f7fc fbd4 	bl	8003818 <HAL_GetTick>
 8007070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007072:	e00a      	b.n	800708a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007074:	f7fc fbd0 	bl	8003818 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007082:	4293      	cmp	r3, r2
 8007084:	d901      	bls.n	800708a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e168      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800708a:	4b8c      	ldr	r3, [pc, #560]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800708c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0ed      	beq.n	8007074 <HAL_RCC_OscConfig+0x53c>
 8007098:	e015      	b.n	80070c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800709a:	f7fc fbbd 	bl	8003818 <HAL_GetTick>
 800709e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070a0:	e00a      	b.n	80070b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a2:	f7fc fbb9 	bl	8003818 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d901      	bls.n	80070b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e151      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070b8:	4b80      	ldr	r3, [pc, #512]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070be:	f003 0302 	and.w	r3, r3, #2
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1ed      	bne.n	80070a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070c6:	7ffb      	ldrb	r3, [r7, #31]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d105      	bne.n	80070d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070cc:	4b7b      	ldr	r3, [pc, #492]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80070ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d0:	4a7a      	ldr	r2, [pc, #488]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80070d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0320 	and.w	r3, r3, #32
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d03c      	beq.n	800715e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01c      	beq.n	8007126 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80070ec:	4b73      	ldr	r3, [pc, #460]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80070ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070f2:	4a72      	ldr	r2, [pc, #456]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80070f4:	f043 0301 	orr.w	r3, r3, #1
 80070f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070fc:	f7fc fb8c 	bl	8003818 <HAL_GetTick>
 8007100:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007102:	e008      	b.n	8007116 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007104:	f7fc fb88 	bl	8003818 <HAL_GetTick>
 8007108:	4602      	mov	r2, r0
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	2b02      	cmp	r3, #2
 8007110:	d901      	bls.n	8007116 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e122      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007116:	4b69      	ldr	r3, [pc, #420]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007118:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0ef      	beq.n	8007104 <HAL_RCC_OscConfig+0x5cc>
 8007124:	e01b      	b.n	800715e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007126:	4b65      	ldr	r3, [pc, #404]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007128:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800712c:	4a63      	ldr	r2, [pc, #396]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800712e:	f023 0301 	bic.w	r3, r3, #1
 8007132:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007136:	f7fc fb6f 	bl	8003818 <HAL_GetTick>
 800713a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800713c:	e008      	b.n	8007150 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800713e:	f7fc fb6b 	bl	8003818 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	2b02      	cmp	r3, #2
 800714a:	d901      	bls.n	8007150 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800714c:	2303      	movs	r3, #3
 800714e:	e105      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007150:	4b5a      	ldr	r3, [pc, #360]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007156:	f003 0302 	and.w	r3, r3, #2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1ef      	bne.n	800713e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 80f9 	beq.w	800735a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	2b02      	cmp	r3, #2
 800716e:	f040 80cf 	bne.w	8007310 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007172:	4b52      	ldr	r3, [pc, #328]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	f003 0203 	and.w	r2, r3, #3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007182:	429a      	cmp	r2, r3
 8007184:	d12c      	bne.n	80071e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	3b01      	subs	r3, #1
 8007192:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007194:	429a      	cmp	r2, r3
 8007196:	d123      	bne.n	80071e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d11b      	bne.n	80071e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d113      	bne.n	80071e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c2:	085b      	lsrs	r3, r3, #1
 80071c4:	3b01      	subs	r3, #1
 80071c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d109      	bne.n	80071e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d6:	085b      	lsrs	r3, r3, #1
 80071d8:	3b01      	subs	r3, #1
 80071da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071dc:	429a      	cmp	r2, r3
 80071de:	d071      	beq.n	80072c4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	2b0c      	cmp	r3, #12
 80071e4:	d068      	beq.n	80072b8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80071e6:	4b35      	ldr	r3, [pc, #212]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d105      	bne.n	80071fe <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80071f2:	4b32      	ldr	r3, [pc, #200]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e0ac      	b.n	800735c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007202:	4b2e      	ldr	r3, [pc, #184]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a2d      	ldr	r2, [pc, #180]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007208:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800720c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800720e:	f7fc fb03 	bl	8003818 <HAL_GetTick>
 8007212:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007214:	e008      	b.n	8007228 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007216:	f7fc faff 	bl	8003818 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e099      	b.n	800735c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007228:	4b24      	ldr	r3, [pc, #144]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f0      	bne.n	8007216 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007234:	4b21      	ldr	r3, [pc, #132]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	4b21      	ldr	r3, [pc, #132]	@ (80072c0 <HAL_RCC_OscConfig+0x788>)
 800723a:	4013      	ands	r3, r2
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007244:	3a01      	subs	r2, #1
 8007246:	0112      	lsls	r2, r2, #4
 8007248:	4311      	orrs	r1, r2
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800724e:	0212      	lsls	r2, r2, #8
 8007250:	4311      	orrs	r1, r2
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007256:	0852      	lsrs	r2, r2, #1
 8007258:	3a01      	subs	r2, #1
 800725a:	0552      	lsls	r2, r2, #21
 800725c:	4311      	orrs	r1, r2
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007262:	0852      	lsrs	r2, r2, #1
 8007264:	3a01      	subs	r2, #1
 8007266:	0652      	lsls	r2, r2, #25
 8007268:	4311      	orrs	r1, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800726e:	06d2      	lsls	r2, r2, #27
 8007270:	430a      	orrs	r2, r1
 8007272:	4912      	ldr	r1, [pc, #72]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007274:	4313      	orrs	r3, r2
 8007276:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007278:	4b10      	ldr	r3, [pc, #64]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a0f      	ldr	r2, [pc, #60]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800727e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007282:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007284:	4b0d      	ldr	r3, [pc, #52]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	4a0c      	ldr	r2, [pc, #48]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 800728a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800728e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007290:	f7fc fac2 	bl	8003818 <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007296:	e008      	b.n	80072aa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007298:	f7fc fabe 	bl	8003818 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e058      	b.n	800735c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072aa:	4b04      	ldr	r3, [pc, #16]	@ (80072bc <HAL_RCC_OscConfig+0x784>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0f0      	beq.n	8007298 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80072b6:	e050      	b.n	800735a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e04f      	b.n	800735c <HAL_RCC_OscConfig+0x824>
 80072bc:	40021000 	.word	0x40021000
 80072c0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072c4:	4b27      	ldr	r3, [pc, #156]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d144      	bne.n	800735a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80072d0:	4b24      	ldr	r3, [pc, #144]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a23      	ldr	r2, [pc, #140]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 80072d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072dc:	4b21      	ldr	r3, [pc, #132]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	4a20      	ldr	r2, [pc, #128]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 80072e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80072e8:	f7fc fa96 	bl	8003818 <HAL_GetTick>
 80072ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ee:	e008      	b.n	8007302 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072f0:	f7fc fa92 	bl	8003818 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d901      	bls.n	8007302 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e02c      	b.n	800735c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007302:	4b18      	ldr	r3, [pc, #96]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d0f0      	beq.n	80072f0 <HAL_RCC_OscConfig+0x7b8>
 800730e:	e024      	b.n	800735a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	2b0c      	cmp	r3, #12
 8007314:	d01f      	beq.n	8007356 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007316:	4b13      	ldr	r3, [pc, #76]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a12      	ldr	r2, [pc, #72]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 800731c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007322:	f7fc fa79 	bl	8003818 <HAL_GetTick>
 8007326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007328:	e008      	b.n	800733c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800732a:	f7fc fa75 	bl	8003818 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	2b02      	cmp	r3, #2
 8007336:	d901      	bls.n	800733c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e00f      	b.n	800735c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800733c:	4b09      	ldr	r3, [pc, #36]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f0      	bne.n	800732a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007348:	4b06      	ldr	r3, [pc, #24]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 800734a:	68da      	ldr	r2, [r3, #12]
 800734c:	4905      	ldr	r1, [pc, #20]	@ (8007364 <HAL_RCC_OscConfig+0x82c>)
 800734e:	4b06      	ldr	r3, [pc, #24]	@ (8007368 <HAL_RCC_OscConfig+0x830>)
 8007350:	4013      	ands	r3, r2
 8007352:	60cb      	str	r3, [r1, #12]
 8007354:	e001      	b.n	800735a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e000      	b.n	800735c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3720      	adds	r7, #32
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	40021000 	.word	0x40021000
 8007368:	feeefffc 	.word	0xfeeefffc

0800736c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007376:	2300      	movs	r3, #0
 8007378:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d101      	bne.n	8007384 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	e11d      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007384:	4b90      	ldr	r3, [pc, #576]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 030f 	and.w	r3, r3, #15
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	429a      	cmp	r2, r3
 8007390:	d910      	bls.n	80073b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007392:	4b8d      	ldr	r3, [pc, #564]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f023 020f 	bic.w	r2, r3, #15
 800739a:	498b      	ldr	r1, [pc, #556]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	4313      	orrs	r3, r2
 80073a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073a2:	4b89      	ldr	r3, [pc, #548]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 030f 	and.w	r3, r3, #15
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d001      	beq.n	80073b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e105      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d010      	beq.n	80073e2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	4b81      	ldr	r3, [pc, #516]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d908      	bls.n	80073e2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073d0:	4b7e      	ldr	r3, [pc, #504]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	497b      	ldr	r1, [pc, #492]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d079      	beq.n	80074e2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	2b03      	cmp	r3, #3
 80073f4:	d11e      	bne.n	8007434 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073f6:	4b75      	ldr	r3, [pc, #468]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d101      	bne.n	8007406 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e0dc      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007406:	f000 fa3b 	bl	8007880 <RCC_GetSysClockFreqFromPLLSource>
 800740a:	4603      	mov	r3, r0
 800740c:	4a70      	ldr	r2, [pc, #448]	@ (80075d0 <HAL_RCC_ClockConfig+0x264>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d946      	bls.n	80074a0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007412:	4b6e      	ldr	r3, [pc, #440]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d140      	bne.n	80074a0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800741e:	4b6b      	ldr	r3, [pc, #428]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007426:	4a69      	ldr	r2, [pc, #420]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800742c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800742e:	2380      	movs	r3, #128	@ 0x80
 8007430:	617b      	str	r3, [r7, #20]
 8007432:	e035      	b.n	80074a0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	2b02      	cmp	r3, #2
 800743a:	d107      	bne.n	800744c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800743c:	4b63      	ldr	r3, [pc, #396]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d115      	bne.n	8007474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e0b9      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d107      	bne.n	8007464 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007454:	4b5d      	ldr	r3, [pc, #372]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b00      	cmp	r3, #0
 800745e:	d109      	bne.n	8007474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	e0ad      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007464:	4b59      	ldr	r3, [pc, #356]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e0a5      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007474:	f000 f8b4 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 8007478:	4603      	mov	r3, r0
 800747a:	4a55      	ldr	r2, [pc, #340]	@ (80075d0 <HAL_RCC_ClockConfig+0x264>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d90f      	bls.n	80074a0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007480:	4b52      	ldr	r3, [pc, #328]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d109      	bne.n	80074a0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800748c:	4b4f      	ldr	r3, [pc, #316]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007494:	4a4d      	ldr	r2, [pc, #308]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800749c:	2380      	movs	r3, #128	@ 0x80
 800749e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074a0:	4b4a      	ldr	r3, [pc, #296]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f023 0203 	bic.w	r2, r3, #3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	4947      	ldr	r1, [pc, #284]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80074ae:	4313      	orrs	r3, r2
 80074b0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074b2:	f7fc f9b1 	bl	8003818 <HAL_GetTick>
 80074b6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074b8:	e00a      	b.n	80074d0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074ba:	f7fc f9ad 	bl	8003818 <HAL_GetTick>
 80074be:	4602      	mov	r2, r0
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	1ad3      	subs	r3, r2, r3
 80074c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d901      	bls.n	80074d0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80074cc:	2303      	movs	r3, #3
 80074ce:	e077      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074d0:	4b3e      	ldr	r3, [pc, #248]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f003 020c 	and.w	r2, r3, #12
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	429a      	cmp	r2, r3
 80074e0:	d1eb      	bne.n	80074ba <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	2b80      	cmp	r3, #128	@ 0x80
 80074e6:	d105      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80074e8:	4b38      	ldr	r3, [pc, #224]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	4a37      	ldr	r2, [pc, #220]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 80074ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074f2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d010      	beq.n	8007522 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689a      	ldr	r2, [r3, #8]
 8007504:	4b31      	ldr	r3, [pc, #196]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800750c:	429a      	cmp	r2, r3
 800750e:	d208      	bcs.n	8007522 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007510:	4b2e      	ldr	r3, [pc, #184]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	492b      	ldr	r1, [pc, #172]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800751e:	4313      	orrs	r3, r2
 8007520:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007522:	4b29      	ldr	r3, [pc, #164]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 030f 	and.w	r3, r3, #15
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d210      	bcs.n	8007552 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007530:	4b25      	ldr	r3, [pc, #148]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f023 020f 	bic.w	r2, r3, #15
 8007538:	4923      	ldr	r1, [pc, #140]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	4313      	orrs	r3, r2
 800753e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007540:	4b21      	ldr	r3, [pc, #132]	@ (80075c8 <HAL_RCC_ClockConfig+0x25c>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	429a      	cmp	r2, r3
 800754c:	d001      	beq.n	8007552 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e036      	b.n	80075c0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	d008      	beq.n	8007570 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800755e:	4b1b      	ldr	r3, [pc, #108]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	4918      	ldr	r1, [pc, #96]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800756c:	4313      	orrs	r3, r2
 800756e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b00      	cmp	r3, #0
 800757a:	d009      	beq.n	8007590 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800757c:	4b13      	ldr	r3, [pc, #76]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	00db      	lsls	r3, r3, #3
 800758a:	4910      	ldr	r1, [pc, #64]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 800758c:	4313      	orrs	r3, r2
 800758e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007590:	f000 f826 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 8007594:	4602      	mov	r2, r0
 8007596:	4b0d      	ldr	r3, [pc, #52]	@ (80075cc <HAL_RCC_ClockConfig+0x260>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	091b      	lsrs	r3, r3, #4
 800759c:	f003 030f 	and.w	r3, r3, #15
 80075a0:	490c      	ldr	r1, [pc, #48]	@ (80075d4 <HAL_RCC_ClockConfig+0x268>)
 80075a2:	5ccb      	ldrb	r3, [r1, r3]
 80075a4:	f003 031f 	and.w	r3, r3, #31
 80075a8:	fa22 f303 	lsr.w	r3, r2, r3
 80075ac:	4a0a      	ldr	r2, [pc, #40]	@ (80075d8 <HAL_RCC_ClockConfig+0x26c>)
 80075ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80075b0:	4b0a      	ldr	r3, [pc, #40]	@ (80075dc <HAL_RCC_ClockConfig+0x270>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fb fd19 	bl	8002fec <HAL_InitTick>
 80075ba:	4603      	mov	r3, r0
 80075bc:	73fb      	strb	r3, [r7, #15]

  return status;
 80075be:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3718      	adds	r7, #24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	40022000 	.word	0x40022000
 80075cc:	40021000 	.word	0x40021000
 80075d0:	04c4b400 	.word	0x04c4b400
 80075d4:	0800cb98 	.word	0x0800cb98
 80075d8:	2000004c 	.word	0x2000004c
 80075dc:	200000b8 	.word	0x200000b8

080075e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b089      	sub	sp, #36	@ 0x24
 80075e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80075e6:	2300      	movs	r3, #0
 80075e8:	61fb      	str	r3, [r7, #28]
 80075ea:	2300      	movs	r3, #0
 80075ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075ee:	4b3e      	ldr	r3, [pc, #248]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 030c 	and.w	r3, r3, #12
 80075f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075f8:	4b3b      	ldr	r3, [pc, #236]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	f003 0303 	and.w	r3, r3, #3
 8007600:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d005      	beq.n	8007614 <HAL_RCC_GetSysClockFreq+0x34>
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	2b0c      	cmp	r3, #12
 800760c:	d121      	bne.n	8007652 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2b01      	cmp	r3, #1
 8007612:	d11e      	bne.n	8007652 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007614:	4b34      	ldr	r3, [pc, #208]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0308 	and.w	r3, r3, #8
 800761c:	2b00      	cmp	r3, #0
 800761e:	d107      	bne.n	8007630 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007620:	4b31      	ldr	r3, [pc, #196]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007626:	0a1b      	lsrs	r3, r3, #8
 8007628:	f003 030f 	and.w	r3, r3, #15
 800762c:	61fb      	str	r3, [r7, #28]
 800762e:	e005      	b.n	800763c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007630:	4b2d      	ldr	r3, [pc, #180]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	091b      	lsrs	r3, r3, #4
 8007636:	f003 030f 	and.w	r3, r3, #15
 800763a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800763c:	4a2b      	ldr	r2, [pc, #172]	@ (80076ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007644:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10d      	bne.n	8007668 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007650:	e00a      	b.n	8007668 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	2b04      	cmp	r3, #4
 8007656:	d102      	bne.n	800765e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007658:	4b25      	ldr	r3, [pc, #148]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e004      	b.n	8007668 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	2b08      	cmp	r3, #8
 8007662:	d101      	bne.n	8007668 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007664:	4b23      	ldr	r3, [pc, #140]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007666:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	2b0c      	cmp	r3, #12
 800766c:	d134      	bne.n	80076d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800766e:	4b1e      	ldr	r3, [pc, #120]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	f003 0303 	and.w	r3, r3, #3
 8007676:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2b02      	cmp	r3, #2
 800767c:	d003      	beq.n	8007686 <HAL_RCC_GetSysClockFreq+0xa6>
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2b03      	cmp	r3, #3
 8007682:	d003      	beq.n	800768c <HAL_RCC_GetSysClockFreq+0xac>
 8007684:	e005      	b.n	8007692 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007686:	4b1a      	ldr	r3, [pc, #104]	@ (80076f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007688:	617b      	str	r3, [r7, #20]
      break;
 800768a:	e005      	b.n	8007698 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800768c:	4b19      	ldr	r3, [pc, #100]	@ (80076f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800768e:	617b      	str	r3, [r7, #20]
      break;
 8007690:	e002      	b.n	8007698 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	617b      	str	r3, [r7, #20]
      break;
 8007696:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007698:	4b13      	ldr	r3, [pc, #76]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	091b      	lsrs	r3, r3, #4
 800769e:	f003 030f 	and.w	r3, r3, #15
 80076a2:	3301      	adds	r3, #1
 80076a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80076a6:	4b10      	ldr	r3, [pc, #64]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	0a1b      	lsrs	r3, r3, #8
 80076ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	fb03 f202 	mul.w	r2, r3, r2
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076be:	4b0a      	ldr	r3, [pc, #40]	@ (80076e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	0e5b      	lsrs	r3, r3, #25
 80076c4:	f003 0303 	and.w	r3, r3, #3
 80076c8:	3301      	adds	r3, #1
 80076ca:	005b      	lsls	r3, r3, #1
 80076cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80076d8:	69bb      	ldr	r3, [r7, #24]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3724      	adds	r7, #36	@ 0x24
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	40021000 	.word	0x40021000
 80076ec:	0800cbb0 	.word	0x0800cbb0
 80076f0:	00f42400 	.word	0x00f42400
 80076f4:	007a1200 	.word	0x007a1200

080076f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076f8:	b480      	push	{r7}
 80076fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076fc:	4b03      	ldr	r3, [pc, #12]	@ (800770c <HAL_RCC_GetHCLKFreq+0x14>)
 80076fe:	681b      	ldr	r3, [r3, #0]
}
 8007700:	4618      	mov	r0, r3
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
 800770a:	bf00      	nop
 800770c:	2000004c 	.word	0x2000004c

08007710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007714:	f7ff fff0 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8007718:	4602      	mov	r2, r0
 800771a:	4b06      	ldr	r3, [pc, #24]	@ (8007734 <HAL_RCC_GetPCLK1Freq+0x24>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	0a1b      	lsrs	r3, r3, #8
 8007720:	f003 0307 	and.w	r3, r3, #7
 8007724:	4904      	ldr	r1, [pc, #16]	@ (8007738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007726:	5ccb      	ldrb	r3, [r1, r3]
 8007728:	f003 031f 	and.w	r3, r3, #31
 800772c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007730:	4618      	mov	r0, r3
 8007732:	bd80      	pop	{r7, pc}
 8007734:	40021000 	.word	0x40021000
 8007738:	0800cba8 	.word	0x0800cba8

0800773c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007740:	f7ff ffda 	bl	80076f8 <HAL_RCC_GetHCLKFreq>
 8007744:	4602      	mov	r2, r0
 8007746:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	0adb      	lsrs	r3, r3, #11
 800774c:	f003 0307 	and.w	r3, r3, #7
 8007750:	4904      	ldr	r1, [pc, #16]	@ (8007764 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007752:	5ccb      	ldrb	r3, [r1, r3]
 8007754:	f003 031f 	and.w	r3, r3, #31
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800775c:	4618      	mov	r0, r3
 800775e:	bd80      	pop	{r7, pc}
 8007760:	40021000 	.word	0x40021000
 8007764:	0800cba8 	.word	0x0800cba8

08007768 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	220f      	movs	r2, #15
 8007776:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007778:	4b12      	ldr	r3, [pc, #72]	@ (80077c4 <HAL_RCC_GetClockConfig+0x5c>)
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 0203 	and.w	r2, r3, #3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007784:	4b0f      	ldr	r3, [pc, #60]	@ (80077c4 <HAL_RCC_GetClockConfig+0x5c>)
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007790:	4b0c      	ldr	r3, [pc, #48]	@ (80077c4 <HAL_RCC_GetClockConfig+0x5c>)
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800779c:	4b09      	ldr	r3, [pc, #36]	@ (80077c4 <HAL_RCC_GetClockConfig+0x5c>)
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	08db      	lsrs	r3, r3, #3
 80077a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80077aa:	4b07      	ldr	r3, [pc, #28]	@ (80077c8 <HAL_RCC_GetClockConfig+0x60>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 020f 	and.w	r2, r3, #15
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	601a      	str	r2, [r3, #0]
}
 80077b6:	bf00      	nop
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	40021000 	.word	0x40021000
 80077c8:	40022000 	.word	0x40022000

080077cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80077d4:	2300      	movs	r3, #0
 80077d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80077d8:	4b27      	ldr	r3, [pc, #156]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80077da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d003      	beq.n	80077ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80077e4:	f7ff f8e4 	bl	80069b0 <HAL_PWREx_GetVoltageRange>
 80077e8:	6178      	str	r0, [r7, #20]
 80077ea:	e014      	b.n	8007816 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80077ec:	4b22      	ldr	r3, [pc, #136]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80077ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f0:	4a21      	ldr	r2, [pc, #132]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80077f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80077f8:	4b1f      	ldr	r3, [pc, #124]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80077fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007804:	f7ff f8d4 	bl	80069b0 <HAL_PWREx_GetVoltageRange>
 8007808:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800780a:	4b1b      	ldr	r3, [pc, #108]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800780c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780e:	4a1a      	ldr	r2, [pc, #104]	@ (8007878 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007810:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007814:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800781c:	d10b      	bne.n	8007836 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b80      	cmp	r3, #128	@ 0x80
 8007822:	d913      	bls.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2ba0      	cmp	r3, #160	@ 0xa0
 8007828:	d902      	bls.n	8007830 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800782a:	2302      	movs	r3, #2
 800782c:	613b      	str	r3, [r7, #16]
 800782e:	e00d      	b.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007830:	2301      	movs	r3, #1
 8007832:	613b      	str	r3, [r7, #16]
 8007834:	e00a      	b.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b7f      	cmp	r3, #127	@ 0x7f
 800783a:	d902      	bls.n	8007842 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800783c:	2302      	movs	r3, #2
 800783e:	613b      	str	r3, [r7, #16]
 8007840:	e004      	b.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2b70      	cmp	r3, #112	@ 0x70
 8007846:	d101      	bne.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007848:	2301      	movs	r3, #1
 800784a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800784c:	4b0b      	ldr	r3, [pc, #44]	@ (800787c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f023 020f 	bic.w	r2, r3, #15
 8007854:	4909      	ldr	r1, [pc, #36]	@ (800787c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	4313      	orrs	r3, r2
 800785a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800785c:	4b07      	ldr	r3, [pc, #28]	@ (800787c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 030f 	and.w	r3, r3, #15
 8007864:	693a      	ldr	r2, [r7, #16]
 8007866:	429a      	cmp	r2, r3
 8007868:	d001      	beq.n	800786e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e000      	b.n	8007870 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3718      	adds	r7, #24
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}
 8007878:	40021000 	.word	0x40021000
 800787c:	40022000 	.word	0x40022000

08007880 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007880:	b480      	push	{r7}
 8007882:	b087      	sub	sp, #28
 8007884:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007886:	4b2d      	ldr	r3, [pc, #180]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f003 0303 	and.w	r3, r3, #3
 800788e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2b03      	cmp	r3, #3
 8007894:	d00b      	beq.n	80078ae <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2b03      	cmp	r3, #3
 800789a:	d825      	bhi.n	80078e8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d008      	beq.n	80078b4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d11f      	bne.n	80078e8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80078a8:	4b25      	ldr	r3, [pc, #148]	@ (8007940 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80078aa:	613b      	str	r3, [r7, #16]
    break;
 80078ac:	e01f      	b.n	80078ee <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80078ae:	4b25      	ldr	r3, [pc, #148]	@ (8007944 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80078b0:	613b      	str	r3, [r7, #16]
    break;
 80078b2:	e01c      	b.n	80078ee <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80078b4:	4b21      	ldr	r3, [pc, #132]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0308 	and.w	r3, r3, #8
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d107      	bne.n	80078d0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80078c0:	4b1e      	ldr	r3, [pc, #120]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80078c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078c6:	0a1b      	lsrs	r3, r3, #8
 80078c8:	f003 030f 	and.w	r3, r3, #15
 80078cc:	617b      	str	r3, [r7, #20]
 80078ce:	e005      	b.n	80078dc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80078d0:	4b1a      	ldr	r3, [pc, #104]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	091b      	lsrs	r3, r3, #4
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80078dc:	4a1a      	ldr	r2, [pc, #104]	@ (8007948 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078e4:	613b      	str	r3, [r7, #16]
    break;
 80078e6:	e002      	b.n	80078ee <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80078e8:	2300      	movs	r3, #0
 80078ea:	613b      	str	r3, [r7, #16]
    break;
 80078ec:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80078ee:	4b13      	ldr	r3, [pc, #76]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	091b      	lsrs	r3, r3, #4
 80078f4:	f003 030f 	and.w	r3, r3, #15
 80078f8:	3301      	adds	r3, #1
 80078fa:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80078fc:	4b0f      	ldr	r3, [pc, #60]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	0a1b      	lsrs	r3, r3, #8
 8007902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007906:	693a      	ldr	r2, [r7, #16]
 8007908:	fb03 f202 	mul.w	r2, r3, r2
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007912:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007914:	4b09      	ldr	r3, [pc, #36]	@ (800793c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	0e5b      	lsrs	r3, r3, #25
 800791a:	f003 0303 	and.w	r3, r3, #3
 800791e:	3301      	adds	r3, #1
 8007920:	005b      	lsls	r3, r3, #1
 8007922:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	fbb2 f3f3 	udiv	r3, r2, r3
 800792c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800792e:	683b      	ldr	r3, [r7, #0]
}
 8007930:	4618      	mov	r0, r3
 8007932:	371c      	adds	r7, #28
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	40021000 	.word	0x40021000
 8007940:	00f42400 	.word	0x00f42400
 8007944:	007a1200 	.word	0x007a1200
 8007948:	0800cbb0 	.word	0x0800cbb0

0800794c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007954:	2300      	movs	r3, #0
 8007956:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007958:	2300      	movs	r3, #0
 800795a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007964:	2b00      	cmp	r3, #0
 8007966:	d040      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800796c:	2b80      	cmp	r3, #128	@ 0x80
 800796e:	d02a      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007970:	2b80      	cmp	r3, #128	@ 0x80
 8007972:	d825      	bhi.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007974:	2b60      	cmp	r3, #96	@ 0x60
 8007976:	d026      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007978:	2b60      	cmp	r3, #96	@ 0x60
 800797a:	d821      	bhi.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800797c:	2b40      	cmp	r3, #64	@ 0x40
 800797e:	d006      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007980:	2b40      	cmp	r3, #64	@ 0x40
 8007982:	d81d      	bhi.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007984:	2b00      	cmp	r3, #0
 8007986:	d009      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007988:	2b20      	cmp	r3, #32
 800798a:	d010      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x62>
 800798c:	e018      	b.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800798e:	4b89      	ldr	r3, [pc, #548]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	4a88      	ldr	r2, [pc, #544]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007998:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800799a:	e015      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3304      	adds	r3, #4
 80079a0:	2100      	movs	r1, #0
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 fb02 	bl	8007fac <RCCEx_PLLSAI1_Config>
 80079a8:	4603      	mov	r3, r0
 80079aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80079ac:	e00c      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	3320      	adds	r3, #32
 80079b2:	2100      	movs	r1, #0
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 fbed 	bl	8008194 <RCCEx_PLLSAI2_Config>
 80079ba:	4603      	mov	r3, r0
 80079bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80079be:	e003      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	74fb      	strb	r3, [r7, #19]
      break;
 80079c4:	e000      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80079c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079c8:	7cfb      	ldrb	r3, [r7, #19]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10b      	bne.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80079ce:	4b79      	ldr	r3, [pc, #484]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079d4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079dc:	4975      	ldr	r1, [pc, #468]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079de:	4313      	orrs	r3, r2
 80079e0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80079e4:	e001      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e6:	7cfb      	ldrb	r3, [r7, #19]
 80079e8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d047      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079fe:	d030      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a04:	d82a      	bhi.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a0a:	d02a      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007a0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a10:	d824      	bhi.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a16:	d008      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8007a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a1c:	d81e      	bhi.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a26:	d010      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007a28:	e018      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007a2a:	4b62      	ldr	r3, [pc, #392]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	4a61      	ldr	r2, [pc, #388]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a34:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007a36:	e015      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f000 fab4 	bl	8007fac <RCCEx_PLLSAI1_Config>
 8007a44:	4603      	mov	r3, r0
 8007a46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007a48:	e00c      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	3320      	adds	r3, #32
 8007a4e:	2100      	movs	r1, #0
 8007a50:	4618      	mov	r0, r3
 8007a52:	f000 fb9f 	bl	8008194 <RCCEx_PLLSAI2_Config>
 8007a56:	4603      	mov	r3, r0
 8007a58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007a5a:	e003      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	74fb      	strb	r3, [r7, #19]
      break;
 8007a60:	e000      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8007a62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a64:	7cfb      	ldrb	r3, [r7, #19]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d10b      	bne.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007a6a:	4b52      	ldr	r3, [pc, #328]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a78:	494e      	ldr	r1, [pc, #312]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8007a80:	e001      	b.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a82:	7cfb      	ldrb	r3, [r7, #19]
 8007a84:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 809f 	beq.w	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a94:	2300      	movs	r3, #0
 8007a96:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007a98:	4b46      	ldr	r3, [pc, #280]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d101      	bne.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e000      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00d      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007aae:	4b41      	ldr	r3, [pc, #260]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ab2:	4a40      	ldr	r2, [pc, #256]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ab8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007aba:	4b3e      	ldr	r3, [pc, #248]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ac2:	60bb      	str	r3, [r7, #8]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007aca:	4b3b      	ldr	r3, [pc, #236]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a3a      	ldr	r2, [pc, #232]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ad4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007ad6:	f7fb fe9f 	bl	8003818 <HAL_GetTick>
 8007ada:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007adc:	e009      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ade:	f7fb fe9b 	bl	8003818 <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d902      	bls.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007aec:	2303      	movs	r3, #3
 8007aee:	74fb      	strb	r3, [r7, #19]
        break;
 8007af0:	e005      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007af2:	4b31      	ldr	r3, [pc, #196]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d0ef      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8007afe:	7cfb      	ldrb	r3, [r7, #19]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d15b      	bne.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b04:	4b2b      	ldr	r3, [pc, #172]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b0e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d01f      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d019      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b22:	4b24      	ldr	r3, [pc, #144]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b2c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007b2e:	4b21      	ldr	r3, [pc, #132]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b34:	4a1f      	ldr	r2, [pc, #124]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b44:	4a1b      	ldr	r2, [pc, #108]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b4e:	4a19      	ldr	r2, [pc, #100]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d016      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b60:	f7fb fe5a 	bl	8003818 <HAL_GetTick>
 8007b64:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b66:	e00b      	b.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b68:	f7fb fe56 	bl	8003818 <HAL_GetTick>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d902      	bls.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	74fb      	strb	r3, [r7, #19]
            break;
 8007b7e:	e006      	b.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b80:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b86:	f003 0302 	and.w	r3, r3, #2
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0ec      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007b8e:	7cfb      	ldrb	r3, [r7, #19]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10c      	bne.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b94:	4b07      	ldr	r3, [pc, #28]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ba4:	4903      	ldr	r1, [pc, #12]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007bac:	e008      	b.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007bae:	7cfb      	ldrb	r3, [r7, #19]
 8007bb0:	74bb      	strb	r3, [r7, #18]
 8007bb2:	e005      	b.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007bb4:	40021000 	.word	0x40021000
 8007bb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bbc:	7cfb      	ldrb	r3, [r7, #19]
 8007bbe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007bc0:	7c7b      	ldrb	r3, [r7, #17]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d105      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bc6:	4ba0      	ldr	r3, [pc, #640]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bca:	4a9f      	ldr	r2, [pc, #636]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bd0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00a      	beq.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007bde:	4b9a      	ldr	r3, [pc, #616]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007be4:	f023 0203 	bic.w	r2, r3, #3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bec:	4996      	ldr	r1, [pc, #600]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0302 	and.w	r3, r3, #2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00a      	beq.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c00:	4b91      	ldr	r3, [pc, #580]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c06:	f023 020c 	bic.w	r2, r3, #12
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c0e:	498e      	ldr	r1, [pc, #568]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c10:	4313      	orrs	r3, r2
 8007c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00a      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c22:	4b89      	ldr	r3, [pc, #548]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c28:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c30:	4985      	ldr	r1, [pc, #532]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 0308 	and.w	r3, r3, #8
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00a      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c44:	4b80      	ldr	r3, [pc, #512]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c52:	497d      	ldr	r1, [pc, #500]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c54:	4313      	orrs	r3, r2
 8007c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 0310 	and.w	r3, r3, #16
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00a      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c66:	4b78      	ldr	r3, [pc, #480]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c74:	4974      	ldr	r1, [pc, #464]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0320 	and.w	r3, r3, #32
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00a      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c88:	4b6f      	ldr	r3, [pc, #444]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c96:	496c      	ldr	r1, [pc, #432]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00a      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007caa:	4b67      	ldr	r3, [pc, #412]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cb8:	4963      	ldr	r1, [pc, #396]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00a      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007ccc:	4b5e      	ldr	r3, [pc, #376]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007cda:	495b      	ldr	r1, [pc, #364]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00a      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007cee:	4b56      	ldr	r3, [pc, #344]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cfc:	4952      	ldr	r1, [pc, #328]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00a      	beq.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007d10:	4b4d      	ldr	r3, [pc, #308]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d16:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d1e:	494a      	ldr	r1, [pc, #296]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00a      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d32:	4b45      	ldr	r3, [pc, #276]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d40:	4941      	ldr	r1, [pc, #260]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d42:	4313      	orrs	r3, r2
 8007d44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00a      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d54:	4b3c      	ldr	r3, [pc, #240]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d5a:	f023 0203 	bic.w	r2, r3, #3
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d62:	4939      	ldr	r1, [pc, #228]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d028      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007d76:	4b34      	ldr	r3, [pc, #208]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d7c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d84:	4930      	ldr	r1, [pc, #192]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d86:	4313      	orrs	r3, r2
 8007d88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d94:	d106      	bne.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d96:	4b2c      	ldr	r3, [pc, #176]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	4a2b      	ldr	r2, [pc, #172]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007d9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007da0:	60d3      	str	r3, [r2, #12]
 8007da2:	e011      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007da8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007dac:	d10c      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	3304      	adds	r3, #4
 8007db2:	2101      	movs	r1, #1
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 f8f9 	bl	8007fac <RCCEx_PLLSAI1_Config>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007dbe:	7cfb      	ldrb	r3, [r7, #19]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d001      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007dc4:	7cfb      	ldrb	r3, [r7, #19]
 8007dc6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d04d      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ddc:	d108      	bne.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007dde:	4b1a      	ldr	r3, [pc, #104]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007de0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007de4:	4a18      	ldr	r2, [pc, #96]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007de6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007dea:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007dee:	e012      	b.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007df0:	4b15      	ldr	r3, [pc, #84]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007df2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007df6:	4a14      	ldr	r2, [pc, #80]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007df8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007dfc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007e00:	4b11      	ldr	r3, [pc, #68]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e0e:	490e      	ldr	r1, [pc, #56]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e10:	4313      	orrs	r3, r2
 8007e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e1e:	d106      	bne.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e20:	4b09      	ldr	r3, [pc, #36]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	4a08      	ldr	r2, [pc, #32]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e2a:	60d3      	str	r3, [r2, #12]
 8007e2c:	e020      	b.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e36:	d109      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e38:	4b03      	ldr	r3, [pc, #12]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	4a02      	ldr	r2, [pc, #8]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e42:	60d3      	str	r3, [r2, #12]
 8007e44:	e014      	b.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007e46:	bf00      	nop
 8007e48:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e54:	d10c      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	3304      	adds	r3, #4
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f000 f8a5 	bl	8007fac <RCCEx_PLLSAI1_Config>
 8007e62:	4603      	mov	r3, r0
 8007e64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007e66:	7cfb      	ldrb	r3, [r7, #19]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d001      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007e6c:	7cfb      	ldrb	r3, [r7, #19]
 8007e6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d028      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e7c:	4b4a      	ldr	r3, [pc, #296]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e8a:	4947      	ldr	r1, [pc, #284]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e9a:	d106      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e9c:	4b42      	ldr	r3, [pc, #264]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	4a41      	ldr	r2, [pc, #260]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ea2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ea6:	60d3      	str	r3, [r2, #12]
 8007ea8:	e011      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007eae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007eb2:	d10c      	bne.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	2101      	movs	r1, #1
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f000 f876 	bl	8007fac <RCCEx_PLLSAI1_Config>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ec4:	7cfb      	ldrb	r3, [r7, #19]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d001      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007eca:	7cfb      	ldrb	r3, [r7, #19]
 8007ecc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d01e      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007eda:	4b33      	ldr	r3, [pc, #204]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eea:	492f      	ldr	r1, [pc, #188]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eec:	4313      	orrs	r3, r2
 8007eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ef8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007efc:	d10c      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	3304      	adds	r3, #4
 8007f02:	2102      	movs	r1, #2
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 f851 	bl	8007fac <RCCEx_PLLSAI1_Config>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f0e:	7cfb      	ldrb	r3, [r7, #19]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007f14:	7cfb      	ldrb	r3, [r7, #19]
 8007f16:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00b      	beq.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007f24:	4b20      	ldr	r3, [pc, #128]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f2a:	f023 0204 	bic.w	r2, r3, #4
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f34:	491c      	ldr	r1, [pc, #112]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f36:	4313      	orrs	r3, r2
 8007f38:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00b      	beq.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007f48:	4b17      	ldr	r3, [pc, #92]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f4e:	f023 0218 	bic.w	r2, r3, #24
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f58:	4913      	ldr	r1, [pc, #76]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d017      	beq.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f7c:	490a      	ldr	r1, [pc, #40]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f8e:	d105      	bne.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f90:	4b05      	ldr	r3, [pc, #20]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	4a04      	ldr	r2, [pc, #16]	@ (8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f9a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007f9c:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3718      	adds	r7, #24
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	40021000 	.word	0x40021000

08007fac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007fba:	4b72      	ldr	r3, [pc, #456]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f003 0303 	and.w	r3, r3, #3
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00e      	beq.n	8007fe4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	f003 0203 	and.w	r2, r3, #3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d103      	bne.n	8007fde <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
       ||
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d142      	bne.n	8008064 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	73fb      	strb	r3, [r7, #15]
 8007fe2:	e03f      	b.n	8008064 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b03      	cmp	r3, #3
 8007fea:	d018      	beq.n	800801e <RCCEx_PLLSAI1_Config+0x72>
 8007fec:	2b03      	cmp	r3, #3
 8007fee:	d825      	bhi.n	800803c <RCCEx_PLLSAI1_Config+0x90>
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d002      	beq.n	8007ffa <RCCEx_PLLSAI1_Config+0x4e>
 8007ff4:	2b02      	cmp	r3, #2
 8007ff6:	d009      	beq.n	800800c <RCCEx_PLLSAI1_Config+0x60>
 8007ff8:	e020      	b.n	800803c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ffa:	4b62      	ldr	r3, [pc, #392]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0302 	and.w	r3, r3, #2
 8008002:	2b00      	cmp	r3, #0
 8008004:	d11d      	bne.n	8008042 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800800a:	e01a      	b.n	8008042 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800800c:	4b5d      	ldr	r3, [pc, #372]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008014:	2b00      	cmp	r3, #0
 8008016:	d116      	bne.n	8008046 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800801c:	e013      	b.n	8008046 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800801e:	4b59      	ldr	r3, [pc, #356]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10f      	bne.n	800804a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800802a:	4b56      	ldr	r3, [pc, #344]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008032:	2b00      	cmp	r3, #0
 8008034:	d109      	bne.n	800804a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800803a:	e006      	b.n	800804a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	73fb      	strb	r3, [r7, #15]
      break;
 8008040:	e004      	b.n	800804c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008042:	bf00      	nop
 8008044:	e002      	b.n	800804c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008046:	bf00      	nop
 8008048:	e000      	b.n	800804c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800804a:	bf00      	nop
    }

    if(status == HAL_OK)
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d108      	bne.n	8008064 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8008052:	4b4c      	ldr	r3, [pc, #304]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	f023 0203 	bic.w	r2, r3, #3
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4949      	ldr	r1, [pc, #292]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008060:	4313      	orrs	r3, r2
 8008062:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008064:	7bfb      	ldrb	r3, [r7, #15]
 8008066:	2b00      	cmp	r3, #0
 8008068:	f040 8086 	bne.w	8008178 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800806c:	4b45      	ldr	r3, [pc, #276]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a44      	ldr	r2, [pc, #272]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008072:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008078:	f7fb fbce 	bl	8003818 <HAL_GetTick>
 800807c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800807e:	e009      	b.n	8008094 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008080:	f7fb fbca 	bl	8003818 <HAL_GetTick>
 8008084:	4602      	mov	r2, r0
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	2b02      	cmp	r3, #2
 800808c:	d902      	bls.n	8008094 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	73fb      	strb	r3, [r7, #15]
        break;
 8008092:	e005      	b.n	80080a0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008094:	4b3b      	ldr	r3, [pc, #236]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d1ef      	bne.n	8008080 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d168      	bne.n	8008178 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d113      	bne.n	80080d4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080ac:	4b35      	ldr	r3, [pc, #212]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080ae:	691a      	ldr	r2, [r3, #16]
 80080b0:	4b35      	ldr	r3, [pc, #212]	@ (8008188 <RCCEx_PLLSAI1_Config+0x1dc>)
 80080b2:	4013      	ands	r3, r2
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	6892      	ldr	r2, [r2, #8]
 80080b8:	0211      	lsls	r1, r2, #8
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	68d2      	ldr	r2, [r2, #12]
 80080be:	06d2      	lsls	r2, r2, #27
 80080c0:	4311      	orrs	r1, r2
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	6852      	ldr	r2, [r2, #4]
 80080c6:	3a01      	subs	r2, #1
 80080c8:	0112      	lsls	r2, r2, #4
 80080ca:	430a      	orrs	r2, r1
 80080cc:	492d      	ldr	r1, [pc, #180]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	610b      	str	r3, [r1, #16]
 80080d2:	e02d      	b.n	8008130 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d115      	bne.n	8008106 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080da:	4b2a      	ldr	r3, [pc, #168]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080dc:	691a      	ldr	r2, [r3, #16]
 80080de:	4b2b      	ldr	r3, [pc, #172]	@ (800818c <RCCEx_PLLSAI1_Config+0x1e0>)
 80080e0:	4013      	ands	r3, r2
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	6892      	ldr	r2, [r2, #8]
 80080e6:	0211      	lsls	r1, r2, #8
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	6912      	ldr	r2, [r2, #16]
 80080ec:	0852      	lsrs	r2, r2, #1
 80080ee:	3a01      	subs	r2, #1
 80080f0:	0552      	lsls	r2, r2, #21
 80080f2:	4311      	orrs	r1, r2
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	6852      	ldr	r2, [r2, #4]
 80080f8:	3a01      	subs	r2, #1
 80080fa:	0112      	lsls	r2, r2, #4
 80080fc:	430a      	orrs	r2, r1
 80080fe:	4921      	ldr	r1, [pc, #132]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008100:	4313      	orrs	r3, r2
 8008102:	610b      	str	r3, [r1, #16]
 8008104:	e014      	b.n	8008130 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008106:	4b1f      	ldr	r3, [pc, #124]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008108:	691a      	ldr	r2, [r3, #16]
 800810a:	4b21      	ldr	r3, [pc, #132]	@ (8008190 <RCCEx_PLLSAI1_Config+0x1e4>)
 800810c:	4013      	ands	r3, r2
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	6892      	ldr	r2, [r2, #8]
 8008112:	0211      	lsls	r1, r2, #8
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6952      	ldr	r2, [r2, #20]
 8008118:	0852      	lsrs	r2, r2, #1
 800811a:	3a01      	subs	r2, #1
 800811c:	0652      	lsls	r2, r2, #25
 800811e:	4311      	orrs	r1, r2
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	6852      	ldr	r2, [r2, #4]
 8008124:	3a01      	subs	r2, #1
 8008126:	0112      	lsls	r2, r2, #4
 8008128:	430a      	orrs	r2, r1
 800812a:	4916      	ldr	r1, [pc, #88]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800812c:	4313      	orrs	r3, r2
 800812e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008130:	4b14      	ldr	r3, [pc, #80]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a13      	ldr	r2, [pc, #76]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008136:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800813a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800813c:	f7fb fb6c 	bl	8003818 <HAL_GetTick>
 8008140:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008142:	e009      	b.n	8008158 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008144:	f7fb fb68 	bl	8003818 <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	2b02      	cmp	r3, #2
 8008150:	d902      	bls.n	8008158 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	73fb      	strb	r3, [r7, #15]
          break;
 8008156:	e005      	b.n	8008164 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008158:	4b0a      	ldr	r3, [pc, #40]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008160:	2b00      	cmp	r3, #0
 8008162:	d0ef      	beq.n	8008144 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008164:	7bfb      	ldrb	r3, [r7, #15]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d106      	bne.n	8008178 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800816a:	4b06      	ldr	r3, [pc, #24]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 800816c:	691a      	ldr	r2, [r3, #16]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	699b      	ldr	r3, [r3, #24]
 8008172:	4904      	ldr	r1, [pc, #16]	@ (8008184 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008174:	4313      	orrs	r3, r2
 8008176:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008178:	7bfb      	ldrb	r3, [r7, #15]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	40021000 	.word	0x40021000
 8008188:	07ff800f 	.word	0x07ff800f
 800818c:	ff9f800f 	.word	0xff9f800f
 8008190:	f9ff800f 	.word	0xf9ff800f

08008194 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80081a2:	4b72      	ldr	r3, [pc, #456]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	f003 0303 	and.w	r3, r3, #3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00e      	beq.n	80081cc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80081ae:	4b6f      	ldr	r3, [pc, #444]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f003 0203 	and.w	r2, r3, #3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d103      	bne.n	80081c6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
       ||
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d142      	bne.n	800824c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	73fb      	strb	r3, [r7, #15]
 80081ca:	e03f      	b.n	800824c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b03      	cmp	r3, #3
 80081d2:	d018      	beq.n	8008206 <RCCEx_PLLSAI2_Config+0x72>
 80081d4:	2b03      	cmp	r3, #3
 80081d6:	d825      	bhi.n	8008224 <RCCEx_PLLSAI2_Config+0x90>
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d002      	beq.n	80081e2 <RCCEx_PLLSAI2_Config+0x4e>
 80081dc:	2b02      	cmp	r3, #2
 80081de:	d009      	beq.n	80081f4 <RCCEx_PLLSAI2_Config+0x60>
 80081e0:	e020      	b.n	8008224 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80081e2:	4b62      	ldr	r3, [pc, #392]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0302 	and.w	r3, r3, #2
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d11d      	bne.n	800822a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081f2:	e01a      	b.n	800822a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80081f4:	4b5d      	ldr	r3, [pc, #372]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d116      	bne.n	800822e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008204:	e013      	b.n	800822e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008206:	4b59      	ldr	r3, [pc, #356]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d10f      	bne.n	8008232 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008212:	4b56      	ldr	r3, [pc, #344]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800821a:	2b00      	cmp	r3, #0
 800821c:	d109      	bne.n	8008232 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008222:	e006      	b.n	8008232 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	73fb      	strb	r3, [r7, #15]
      break;
 8008228:	e004      	b.n	8008234 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800822a:	bf00      	nop
 800822c:	e002      	b.n	8008234 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800822e:	bf00      	nop
 8008230:	e000      	b.n	8008234 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008232:	bf00      	nop
    }

    if(status == HAL_OK)
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d108      	bne.n	800824c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800823a:	4b4c      	ldr	r3, [pc, #304]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	f023 0203 	bic.w	r2, r3, #3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4949      	ldr	r1, [pc, #292]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008248:	4313      	orrs	r3, r2
 800824a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800824c:	7bfb      	ldrb	r3, [r7, #15]
 800824e:	2b00      	cmp	r3, #0
 8008250:	f040 8086 	bne.w	8008360 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008254:	4b45      	ldr	r3, [pc, #276]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a44      	ldr	r2, [pc, #272]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800825a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800825e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008260:	f7fb fada 	bl	8003818 <HAL_GetTick>
 8008264:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008266:	e009      	b.n	800827c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008268:	f7fb fad6 	bl	8003818 <HAL_GetTick>
 800826c:	4602      	mov	r2, r0
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b02      	cmp	r3, #2
 8008274:	d902      	bls.n	800827c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	73fb      	strb	r3, [r7, #15]
        break;
 800827a:	e005      	b.n	8008288 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800827c:	4b3b      	ldr	r3, [pc, #236]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1ef      	bne.n	8008268 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d168      	bne.n	8008360 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d113      	bne.n	80082bc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008294:	4b35      	ldr	r3, [pc, #212]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008296:	695a      	ldr	r2, [r3, #20]
 8008298:	4b35      	ldr	r3, [pc, #212]	@ (8008370 <RCCEx_PLLSAI2_Config+0x1dc>)
 800829a:	4013      	ands	r3, r2
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	6892      	ldr	r2, [r2, #8]
 80082a0:	0211      	lsls	r1, r2, #8
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	68d2      	ldr	r2, [r2, #12]
 80082a6:	06d2      	lsls	r2, r2, #27
 80082a8:	4311      	orrs	r1, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6852      	ldr	r2, [r2, #4]
 80082ae:	3a01      	subs	r2, #1
 80082b0:	0112      	lsls	r2, r2, #4
 80082b2:	430a      	orrs	r2, r1
 80082b4:	492d      	ldr	r1, [pc, #180]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	614b      	str	r3, [r1, #20]
 80082ba:	e02d      	b.n	8008318 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d115      	bne.n	80082ee <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80082c2:	4b2a      	ldr	r3, [pc, #168]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80082c4:	695a      	ldr	r2, [r3, #20]
 80082c6:	4b2b      	ldr	r3, [pc, #172]	@ (8008374 <RCCEx_PLLSAI2_Config+0x1e0>)
 80082c8:	4013      	ands	r3, r2
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	6892      	ldr	r2, [r2, #8]
 80082ce:	0211      	lsls	r1, r2, #8
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6912      	ldr	r2, [r2, #16]
 80082d4:	0852      	lsrs	r2, r2, #1
 80082d6:	3a01      	subs	r2, #1
 80082d8:	0552      	lsls	r2, r2, #21
 80082da:	4311      	orrs	r1, r2
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	6852      	ldr	r2, [r2, #4]
 80082e0:	3a01      	subs	r2, #1
 80082e2:	0112      	lsls	r2, r2, #4
 80082e4:	430a      	orrs	r2, r1
 80082e6:	4921      	ldr	r1, [pc, #132]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	614b      	str	r3, [r1, #20]
 80082ec:	e014      	b.n	8008318 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80082ee:	4b1f      	ldr	r3, [pc, #124]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 80082f0:	695a      	ldr	r2, [r3, #20]
 80082f2:	4b21      	ldr	r3, [pc, #132]	@ (8008378 <RCCEx_PLLSAI2_Config+0x1e4>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	6892      	ldr	r2, [r2, #8]
 80082fa:	0211      	lsls	r1, r2, #8
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	6952      	ldr	r2, [r2, #20]
 8008300:	0852      	lsrs	r2, r2, #1
 8008302:	3a01      	subs	r2, #1
 8008304:	0652      	lsls	r2, r2, #25
 8008306:	4311      	orrs	r1, r2
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	6852      	ldr	r2, [r2, #4]
 800830c:	3a01      	subs	r2, #1
 800830e:	0112      	lsls	r2, r2, #4
 8008310:	430a      	orrs	r2, r1
 8008312:	4916      	ldr	r1, [pc, #88]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008314:	4313      	orrs	r3, r2
 8008316:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008318:	4b14      	ldr	r3, [pc, #80]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a13      	ldr	r2, [pc, #76]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800831e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008324:	f7fb fa78 	bl	8003818 <HAL_GetTick>
 8008328:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800832a:	e009      	b.n	8008340 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800832c:	f7fb fa74 	bl	8003818 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	2b02      	cmp	r3, #2
 8008338:	d902      	bls.n	8008340 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	73fb      	strb	r3, [r7, #15]
          break;
 800833e:	e005      	b.n	800834c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008340:	4b0a      	ldr	r3, [pc, #40]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0ef      	beq.n	800832c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800834c:	7bfb      	ldrb	r3, [r7, #15]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d106      	bne.n	8008360 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008352:	4b06      	ldr	r3, [pc, #24]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008354:	695a      	ldr	r2, [r3, #20]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	4904      	ldr	r1, [pc, #16]	@ (800836c <RCCEx_PLLSAI2_Config+0x1d8>)
 800835c:	4313      	orrs	r3, r2
 800835e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008360:	7bfb      	ldrb	r3, [r7, #15]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	40021000 	.word	0x40021000
 8008370:	07ff800f 	.word	0x07ff800f
 8008374:	ff9f800f 	.word	0xff9f800f
 8008378:	f9ff800f 	.word	0xf9ff800f

0800837c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e049      	b.n	8008422 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d106      	bne.n	80083a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7fa fda6 	bl	8002ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2202      	movs	r2, #2
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	3304      	adds	r3, #4
 80083b8:	4619      	mov	r1, r3
 80083ba:	4610      	mov	r0, r2
 80083bc:	f000 fb06 	bl	80089cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3708      	adds	r7, #8
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
	...

0800842c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800843a:	b2db      	uxtb	r3, r3
 800843c:	2b01      	cmp	r3, #1
 800843e:	d001      	beq.n	8008444 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e047      	b.n	80084d4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2202      	movs	r2, #2
 8008448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a23      	ldr	r2, [pc, #140]	@ (80084e0 <HAL_TIM_Base_Start+0xb4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d01d      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800845e:	d018      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a1f      	ldr	r2, [pc, #124]	@ (80084e4 <HAL_TIM_Base_Start+0xb8>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d013      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a1e      	ldr	r2, [pc, #120]	@ (80084e8 <HAL_TIM_Base_Start+0xbc>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d00e      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1c      	ldr	r2, [pc, #112]	@ (80084ec <HAL_TIM_Base_Start+0xc0>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d009      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a1b      	ldr	r2, [pc, #108]	@ (80084f0 <HAL_TIM_Base_Start+0xc4>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d004      	beq.n	8008492 <HAL_TIM_Base_Start+0x66>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a19      	ldr	r2, [pc, #100]	@ (80084f4 <HAL_TIM_Base_Start+0xc8>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d115      	bne.n	80084be <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	689a      	ldr	r2, [r3, #8]
 8008498:	4b17      	ldr	r3, [pc, #92]	@ (80084f8 <HAL_TIM_Base_Start+0xcc>)
 800849a:	4013      	ands	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2b06      	cmp	r3, #6
 80084a2:	d015      	beq.n	80084d0 <HAL_TIM_Base_Start+0xa4>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084aa:	d011      	beq.n	80084d0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f042 0201 	orr.w	r2, r2, #1
 80084ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084bc:	e008      	b.n	80084d0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f042 0201 	orr.w	r2, r2, #1
 80084cc:	601a      	str	r2, [r3, #0]
 80084ce:	e000      	b.n	80084d2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3714      	adds	r7, #20
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr
 80084e0:	40012c00 	.word	0x40012c00
 80084e4:	40000400 	.word	0x40000400
 80084e8:	40000800 	.word	0x40000800
 80084ec:	40000c00 	.word	0x40000c00
 80084f0:	40013400 	.word	0x40013400
 80084f4:	40014000 	.word	0x40014000
 80084f8:	00010007 	.word	0x00010007

080084fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800850a:	b2db      	uxtb	r3, r3
 800850c:	2b01      	cmp	r3, #1
 800850e:	d001      	beq.n	8008514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e04f      	b.n	80085b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2202      	movs	r2, #2
 8008518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68da      	ldr	r2, [r3, #12]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f042 0201 	orr.w	r2, r2, #1
 800852a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a23      	ldr	r2, [pc, #140]	@ (80085c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d01d      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800853e:	d018      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a1f      	ldr	r2, [pc, #124]	@ (80085c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d013      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a1e      	ldr	r2, [pc, #120]	@ (80085c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d00e      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a1c      	ldr	r2, [pc, #112]	@ (80085cc <HAL_TIM_Base_Start_IT+0xd0>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d009      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a1b      	ldr	r2, [pc, #108]	@ (80085d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d004      	beq.n	8008572 <HAL_TIM_Base_Start_IT+0x76>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a19      	ldr	r2, [pc, #100]	@ (80085d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d115      	bne.n	800859e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	4b17      	ldr	r3, [pc, #92]	@ (80085d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800857a:	4013      	ands	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2b06      	cmp	r3, #6
 8008582:	d015      	beq.n	80085b0 <HAL_TIM_Base_Start_IT+0xb4>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800858a:	d011      	beq.n	80085b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f042 0201 	orr.w	r2, r2, #1
 800859a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800859c:	e008      	b.n	80085b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f042 0201 	orr.w	r2, r2, #1
 80085ac:	601a      	str	r2, [r3, #0]
 80085ae:	e000      	b.n	80085b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085b2:	2300      	movs	r3, #0
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr
 80085c0:	40012c00 	.word	0x40012c00
 80085c4:	40000400 	.word	0x40000400
 80085c8:	40000800 	.word	0x40000800
 80085cc:	40000c00 	.word	0x40000c00
 80085d0:	40013400 	.word	0x40013400
 80085d4:	40014000 	.word	0x40014000
 80085d8:	00010007 	.word	0x00010007

080085dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d020      	beq.n	8008640 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f003 0302 	and.w	r3, r3, #2
 8008604:	2b00      	cmp	r3, #0
 8008606:	d01b      	beq.n	8008640 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f06f 0202 	mvn.w	r2, #2
 8008610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2201      	movs	r2, #1
 8008616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	699b      	ldr	r3, [r3, #24]
 800861e:	f003 0303 	and.w	r3, r3, #3
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f9b2 	bl	8008990 <HAL_TIM_IC_CaptureCallback>
 800862c:	e005      	b.n	800863a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 f9a4 	bl	800897c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f9b5 	bl	80089a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	f003 0304 	and.w	r3, r3, #4
 8008646:	2b00      	cmp	r3, #0
 8008648:	d020      	beq.n	800868c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f003 0304 	and.w	r3, r3, #4
 8008650:	2b00      	cmp	r3, #0
 8008652:	d01b      	beq.n	800868c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f06f 0204 	mvn.w	r2, #4
 800865c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2202      	movs	r2, #2
 8008662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800866e:	2b00      	cmp	r3, #0
 8008670:	d003      	beq.n	800867a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f98c 	bl	8008990 <HAL_TIM_IC_CaptureCallback>
 8008678:	e005      	b.n	8008686 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f97e 	bl	800897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f98f 	bl	80089a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	f003 0308 	and.w	r3, r3, #8
 8008692:	2b00      	cmp	r3, #0
 8008694:	d020      	beq.n	80086d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f003 0308 	and.w	r3, r3, #8
 800869c:	2b00      	cmp	r3, #0
 800869e:	d01b      	beq.n	80086d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f06f 0208 	mvn.w	r2, #8
 80086a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2204      	movs	r2, #4
 80086ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69db      	ldr	r3, [r3, #28]
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d003      	beq.n	80086c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 f966 	bl	8008990 <HAL_TIM_IC_CaptureCallback>
 80086c4:	e005      	b.n	80086d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f958 	bl	800897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 f969 	bl	80089a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f003 0310 	and.w	r3, r3, #16
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d020      	beq.n	8008724 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f003 0310 	and.w	r3, r3, #16
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d01b      	beq.n	8008724 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f06f 0210 	mvn.w	r2, #16
 80086f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2208      	movs	r2, #8
 80086fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	69db      	ldr	r3, [r3, #28]
 8008702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008706:	2b00      	cmp	r3, #0
 8008708:	d003      	beq.n	8008712 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f940 	bl	8008990 <HAL_TIM_IC_CaptureCallback>
 8008710:	e005      	b.n	800871e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f932 	bl	800897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 f943 	bl	80089a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	f003 0301 	and.w	r3, r3, #1
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00c      	beq.n	8008748 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f003 0301 	and.w	r3, r3, #1
 8008734:	2b00      	cmp	r3, #0
 8008736:	d007      	beq.n	8008748 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f06f 0201 	mvn.w	r2, #1
 8008740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7f9 fb5a 	bl	8001dfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800874e:	2b00      	cmp	r3, #0
 8008750:	d104      	bne.n	800875c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00c      	beq.n	8008776 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008762:	2b00      	cmp	r3, #0
 8008764:	d007      	beq.n	8008776 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800876e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 fafd 	bl	8008d70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00c      	beq.n	800879a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008786:	2b00      	cmp	r3, #0
 8008788:	d007      	beq.n	800879a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 faf5 	bl	8008d84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00c      	beq.n	80087be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d007      	beq.n	80087be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80087b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 f8fd 	bl	80089b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	f003 0320 	and.w	r3, r3, #32
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00c      	beq.n	80087e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f003 0320 	and.w	r3, r3, #32
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d007      	beq.n	80087e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f06f 0220 	mvn.w	r2, #32
 80087da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 fabd 	bl	8008d5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087e2:	bf00      	nop
 80087e4:	3710      	adds	r7, #16
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}

080087ea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80087ea:	b580      	push	{r7, lr}
 80087ec:	b084      	sub	sp, #16
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
 80087f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087f4:	2300      	movs	r3, #0
 80087f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d101      	bne.n	8008806 <HAL_TIM_ConfigClockSource+0x1c>
 8008802:	2302      	movs	r3, #2
 8008804:	e0b6      	b.n	8008974 <HAL_TIM_ConfigClockSource+0x18a>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2202      	movs	r2, #2
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008824:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008828:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008830:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008842:	d03e      	beq.n	80088c2 <HAL_TIM_ConfigClockSource+0xd8>
 8008844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008848:	f200 8087 	bhi.w	800895a <HAL_TIM_ConfigClockSource+0x170>
 800884c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008850:	f000 8086 	beq.w	8008960 <HAL_TIM_ConfigClockSource+0x176>
 8008854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008858:	d87f      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 800885a:	2b70      	cmp	r3, #112	@ 0x70
 800885c:	d01a      	beq.n	8008894 <HAL_TIM_ConfigClockSource+0xaa>
 800885e:	2b70      	cmp	r3, #112	@ 0x70
 8008860:	d87b      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 8008862:	2b60      	cmp	r3, #96	@ 0x60
 8008864:	d050      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x11e>
 8008866:	2b60      	cmp	r3, #96	@ 0x60
 8008868:	d877      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 800886a:	2b50      	cmp	r3, #80	@ 0x50
 800886c:	d03c      	beq.n	80088e8 <HAL_TIM_ConfigClockSource+0xfe>
 800886e:	2b50      	cmp	r3, #80	@ 0x50
 8008870:	d873      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 8008872:	2b40      	cmp	r3, #64	@ 0x40
 8008874:	d058      	beq.n	8008928 <HAL_TIM_ConfigClockSource+0x13e>
 8008876:	2b40      	cmp	r3, #64	@ 0x40
 8008878:	d86f      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 800887a:	2b30      	cmp	r3, #48	@ 0x30
 800887c:	d064      	beq.n	8008948 <HAL_TIM_ConfigClockSource+0x15e>
 800887e:	2b30      	cmp	r3, #48	@ 0x30
 8008880:	d86b      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 8008882:	2b20      	cmp	r3, #32
 8008884:	d060      	beq.n	8008948 <HAL_TIM_ConfigClockSource+0x15e>
 8008886:	2b20      	cmp	r3, #32
 8008888:	d867      	bhi.n	800895a <HAL_TIM_ConfigClockSource+0x170>
 800888a:	2b00      	cmp	r3, #0
 800888c:	d05c      	beq.n	8008948 <HAL_TIM_ConfigClockSource+0x15e>
 800888e:	2b10      	cmp	r3, #16
 8008890:	d05a      	beq.n	8008948 <HAL_TIM_ConfigClockSource+0x15e>
 8008892:	e062      	b.n	800895a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088a4:	f000 f9b2 	bl	8008c0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80088b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	609a      	str	r2, [r3, #8]
      break;
 80088c0:	e04f      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088d2:	f000 f99b 	bl	8008c0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	689a      	ldr	r2, [r3, #8]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088e4:	609a      	str	r2, [r3, #8]
      break;
 80088e6:	e03c      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088f4:	461a      	mov	r2, r3
 80088f6:	f000 f90f 	bl	8008b18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2150      	movs	r1, #80	@ 0x50
 8008900:	4618      	mov	r0, r3
 8008902:	f000 f968 	bl	8008bd6 <TIM_ITRx_SetConfig>
      break;
 8008906:	e02c      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008914:	461a      	mov	r2, r3
 8008916:	f000 f92e 	bl	8008b76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2160      	movs	r1, #96	@ 0x60
 8008920:	4618      	mov	r0, r3
 8008922:	f000 f958 	bl	8008bd6 <TIM_ITRx_SetConfig>
      break;
 8008926:	e01c      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008934:	461a      	mov	r2, r3
 8008936:	f000 f8ef 	bl	8008b18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2140      	movs	r1, #64	@ 0x40
 8008940:	4618      	mov	r0, r3
 8008942:	f000 f948 	bl	8008bd6 <TIM_ITRx_SetConfig>
      break;
 8008946:	e00c      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4619      	mov	r1, r3
 8008952:	4610      	mov	r0, r2
 8008954:	f000 f93f 	bl	8008bd6 <TIM_ITRx_SetConfig>
      break;
 8008958:	e003      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	73fb      	strb	r3, [r7, #15]
      break;
 800895e:	e000      	b.n	8008962 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008960:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008972:	7bfb      	ldrb	r3, [r7, #15]
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008984:	bf00      	nop
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089ac:	bf00      	nop
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089c0:	bf00      	nop
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a46      	ldr	r2, [pc, #280]	@ (8008af8 <TIM_Base_SetConfig+0x12c>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d013      	beq.n	8008a0c <TIM_Base_SetConfig+0x40>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ea:	d00f      	beq.n	8008a0c <TIM_Base_SetConfig+0x40>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a43      	ldr	r2, [pc, #268]	@ (8008afc <TIM_Base_SetConfig+0x130>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d00b      	beq.n	8008a0c <TIM_Base_SetConfig+0x40>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a42      	ldr	r2, [pc, #264]	@ (8008b00 <TIM_Base_SetConfig+0x134>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d007      	beq.n	8008a0c <TIM_Base_SetConfig+0x40>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a41      	ldr	r2, [pc, #260]	@ (8008b04 <TIM_Base_SetConfig+0x138>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d003      	beq.n	8008a0c <TIM_Base_SetConfig+0x40>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	4a40      	ldr	r2, [pc, #256]	@ (8008b08 <TIM_Base_SetConfig+0x13c>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d108      	bne.n	8008a1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4a35      	ldr	r2, [pc, #212]	@ (8008af8 <TIM_Base_SetConfig+0x12c>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d01f      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a2c:	d01b      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a32      	ldr	r2, [pc, #200]	@ (8008afc <TIM_Base_SetConfig+0x130>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d017      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a31      	ldr	r2, [pc, #196]	@ (8008b00 <TIM_Base_SetConfig+0x134>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d013      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a30      	ldr	r2, [pc, #192]	@ (8008b04 <TIM_Base_SetConfig+0x138>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d00f      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a2f      	ldr	r2, [pc, #188]	@ (8008b08 <TIM_Base_SetConfig+0x13c>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d00b      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a2e      	ldr	r2, [pc, #184]	@ (8008b0c <TIM_Base_SetConfig+0x140>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d007      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a2d      	ldr	r2, [pc, #180]	@ (8008b10 <TIM_Base_SetConfig+0x144>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d003      	beq.n	8008a66 <TIM_Base_SetConfig+0x9a>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4a2c      	ldr	r2, [pc, #176]	@ (8008b14 <TIM_Base_SetConfig+0x148>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d108      	bne.n	8008a78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	689a      	ldr	r2, [r3, #8]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a16      	ldr	r2, [pc, #88]	@ (8008af8 <TIM_Base_SetConfig+0x12c>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d00f      	beq.n	8008ac4 <TIM_Base_SetConfig+0xf8>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a18      	ldr	r2, [pc, #96]	@ (8008b08 <TIM_Base_SetConfig+0x13c>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d00b      	beq.n	8008ac4 <TIM_Base_SetConfig+0xf8>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a17      	ldr	r2, [pc, #92]	@ (8008b0c <TIM_Base_SetConfig+0x140>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d007      	beq.n	8008ac4 <TIM_Base_SetConfig+0xf8>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	4a16      	ldr	r2, [pc, #88]	@ (8008b10 <TIM_Base_SetConfig+0x144>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d003      	beq.n	8008ac4 <TIM_Base_SetConfig+0xf8>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a15      	ldr	r2, [pc, #84]	@ (8008b14 <TIM_Base_SetConfig+0x148>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d103      	bne.n	8008acc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	691a      	ldr	r2, [r3, #16]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d105      	bne.n	8008aea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	f023 0201 	bic.w	r2, r3, #1
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	611a      	str	r2, [r3, #16]
  }
}
 8008aea:	bf00      	nop
 8008aec:	3714      	adds	r7, #20
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40000400 	.word	0x40000400
 8008b00:	40000800 	.word	0x40000800
 8008b04:	40000c00 	.word	0x40000c00
 8008b08:	40013400 	.word	0x40013400
 8008b0c:	40014000 	.word	0x40014000
 8008b10:	40014400 	.word	0x40014400
 8008b14:	40014800 	.word	0x40014800

08008b18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b087      	sub	sp, #28
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6a1b      	ldr	r3, [r3, #32]
 8008b28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6a1b      	ldr	r3, [r3, #32]
 8008b2e:	f023 0201 	bic.w	r2, r3, #1
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	011b      	lsls	r3, r3, #4
 8008b48:	693a      	ldr	r2, [r7, #16]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f023 030a 	bic.w	r3, r3, #10
 8008b54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b56:	697a      	ldr	r2, [r7, #20]
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	693a      	ldr	r2, [r7, #16]
 8008b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	621a      	str	r2, [r3, #32]
}
 8008b6a:	bf00      	nop
 8008b6c:	371c      	adds	r7, #28
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr

08008b76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b087      	sub	sp, #28
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	60b9      	str	r1, [r7, #8]
 8008b80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6a1b      	ldr	r3, [r3, #32]
 8008b8c:	f023 0210 	bic.w	r2, r3, #16
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	031b      	lsls	r3, r3, #12
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008bb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	697a      	ldr	r2, [r7, #20]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	693a      	ldr	r2, [r7, #16]
 8008bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	621a      	str	r2, [r3, #32]
}
 8008bca:	bf00      	nop
 8008bcc:	371c      	adds	r7, #28
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b085      	sub	sp, #20
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
 8008bde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bee:	683a      	ldr	r2, [r7, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	f043 0307 	orr.w	r3, r3, #7
 8008bf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	609a      	str	r2, [r3, #8]
}
 8008c00:	bf00      	nop
 8008c02:	3714      	adds	r7, #20
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
 8008c18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	021a      	lsls	r2, r3, #8
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	431a      	orrs	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	609a      	str	r2, [r3, #8]
}
 8008c40:	bf00      	nop
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d101      	bne.n	8008c64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c60:	2302      	movs	r3, #2
 8008c62:	e068      	b.n	8008d36 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2202      	movs	r2, #2
 8008c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a2e      	ldr	r2, [pc, #184]	@ (8008d44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d004      	beq.n	8008c98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a2d      	ldr	r2, [pc, #180]	@ (8008d48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d108      	bne.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008c9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cb0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8008d44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d01d      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd6:	d018      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8008d4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d013      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8008d50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d00e      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a18      	ldr	r2, [pc, #96]	@ (8008d54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d009      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a13      	ldr	r2, [pc, #76]	@ (8008d48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d004      	beq.n	8008d0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a14      	ldr	r2, [pc, #80]	@ (8008d58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d10c      	bne.n	8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	68ba      	ldr	r2, [r7, #8]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40012c00 	.word	0x40012c00
 8008d48:	40013400 	.word	0x40013400
 8008d4c:	40000400 	.word	0x40000400
 8008d50:	40000800 	.word	0x40000800
 8008d54:	40000c00 	.word	0x40000c00
 8008d58:	40014000 	.word	0x40014000

08008d5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d64:	bf00      	nop
 8008d66:	370c      	adds	r7, #12
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr

08008d70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d78:	bf00      	nop
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b083      	sub	sp, #12
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008d8c:	bf00      	nop
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e042      	b.n	8008e30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d106      	bne.n	8008dc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f7fa f8b7 	bl	8002f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2224      	movs	r2, #36	@ 0x24
 8008dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f022 0201 	bic.w	r2, r2, #1
 8008dd8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d002      	beq.n	8008de8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 fbb2 	bl	800954c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 f8b3 	bl	8008f54 <UART_SetConfig>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d101      	bne.n	8008df8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e01b      	b.n	8008e30 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	685a      	ldr	r2, [r3, #4]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	689a      	ldr	r2, [r3, #8]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f042 0201 	orr.w	r2, r2, #1
 8008e26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 fc31 	bl	8009690 <UART_CheckIdleState>
 8008e2e:	4603      	mov	r3, r0
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08a      	sub	sp, #40	@ 0x28
 8008e3c:	af02      	add	r7, sp, #8
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	603b      	str	r3, [r7, #0]
 8008e44:	4613      	mov	r3, r2
 8008e46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e4e:	2b20      	cmp	r3, #32
 8008e50:	d17b      	bne.n	8008f4a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <HAL_UART_Transmit+0x26>
 8008e58:	88fb      	ldrh	r3, [r7, #6]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e074      	b.n	8008f4c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2221      	movs	r2, #33	@ 0x21
 8008e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e72:	f7fa fcd1 	bl	8003818 <HAL_GetTick>
 8008e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	88fa      	ldrh	r2, [r7, #6]
 8008e7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	88fa      	ldrh	r2, [r7, #6]
 8008e84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e90:	d108      	bne.n	8008ea4 <HAL_UART_Transmit+0x6c>
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d104      	bne.n	8008ea4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	61bb      	str	r3, [r7, #24]
 8008ea2:	e003      	b.n	8008eac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008eac:	e030      	b.n	8008f10 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	2180      	movs	r1, #128	@ 0x80
 8008eb8:	68f8      	ldr	r0, [r7, #12]
 8008eba:	f000 fc93 	bl	80097e4 <UART_WaitOnFlagUntilTimeout>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d005      	beq.n	8008ed0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	e03d      	b.n	8008f4c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10b      	bne.n	8008eee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	881a      	ldrh	r2, [r3, #0]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ee2:	b292      	uxth	r2, r2
 8008ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	3302      	adds	r3, #2
 8008eea:	61bb      	str	r3, [r7, #24]
 8008eec:	e007      	b.n	8008efe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	781a      	ldrb	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	3301      	adds	r3, #1
 8008efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	3b01      	subs	r3, #1
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1c8      	bne.n	8008eae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	2200      	movs	r2, #0
 8008f24:	2140      	movs	r1, #64	@ 0x40
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f000 fc5c 	bl	80097e4 <UART_WaitOnFlagUntilTimeout>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d005      	beq.n	8008f3e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2220      	movs	r2, #32
 8008f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	e006      	b.n	8008f4c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2220      	movs	r2, #32
 8008f42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008f46:	2300      	movs	r3, #0
 8008f48:	e000      	b.n	8008f4c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008f4a:	2302      	movs	r3, #2
  }
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3720      	adds	r7, #32
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f58:	b08c      	sub	sp, #48	@ 0x30
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	689a      	ldr	r2, [r3, #8]
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	691b      	ldr	r3, [r3, #16]
 8008f6c:	431a      	orrs	r2, r3
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	695b      	ldr	r3, [r3, #20]
 8008f72:	431a      	orrs	r2, r3
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	69db      	ldr	r3, [r3, #28]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	4baa      	ldr	r3, [pc, #680]	@ (800922c <UART_SetConfig+0x2d8>)
 8008f84:	4013      	ands	r3, r2
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	6812      	ldr	r2, [r2, #0]
 8008f8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f8c:	430b      	orrs	r3, r1
 8008f8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a9f      	ldr	r2, [pc, #636]	@ (8009230 <UART_SetConfig+0x2dc>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d004      	beq.n	8008fc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008fca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	6812      	ldr	r2, [r2, #0]
 8008fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fd4:	430b      	orrs	r3, r1
 8008fd6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fde:	f023 010f 	bic.w	r1, r3, #15
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a90      	ldr	r2, [pc, #576]	@ (8009234 <UART_SetConfig+0x2e0>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d125      	bne.n	8009044 <UART_SetConfig+0xf0>
 8008ff8:	4b8f      	ldr	r3, [pc, #572]	@ (8009238 <UART_SetConfig+0x2e4>)
 8008ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ffe:	f003 0303 	and.w	r3, r3, #3
 8009002:	2b03      	cmp	r3, #3
 8009004:	d81a      	bhi.n	800903c <UART_SetConfig+0xe8>
 8009006:	a201      	add	r2, pc, #4	@ (adr r2, 800900c <UART_SetConfig+0xb8>)
 8009008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900c:	0800901d 	.word	0x0800901d
 8009010:	0800902d 	.word	0x0800902d
 8009014:	08009025 	.word	0x08009025
 8009018:	08009035 	.word	0x08009035
 800901c:	2301      	movs	r3, #1
 800901e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009022:	e116      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009024:	2302      	movs	r3, #2
 8009026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800902a:	e112      	b.n	8009252 <UART_SetConfig+0x2fe>
 800902c:	2304      	movs	r3, #4
 800902e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009032:	e10e      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009034:	2308      	movs	r3, #8
 8009036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800903a:	e10a      	b.n	8009252 <UART_SetConfig+0x2fe>
 800903c:	2310      	movs	r3, #16
 800903e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009042:	e106      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a7c      	ldr	r2, [pc, #496]	@ (800923c <UART_SetConfig+0x2e8>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d138      	bne.n	80090c0 <UART_SetConfig+0x16c>
 800904e:	4b7a      	ldr	r3, [pc, #488]	@ (8009238 <UART_SetConfig+0x2e4>)
 8009050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009054:	f003 030c 	and.w	r3, r3, #12
 8009058:	2b0c      	cmp	r3, #12
 800905a:	d82d      	bhi.n	80090b8 <UART_SetConfig+0x164>
 800905c:	a201      	add	r2, pc, #4	@ (adr r2, 8009064 <UART_SetConfig+0x110>)
 800905e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009062:	bf00      	nop
 8009064:	08009099 	.word	0x08009099
 8009068:	080090b9 	.word	0x080090b9
 800906c:	080090b9 	.word	0x080090b9
 8009070:	080090b9 	.word	0x080090b9
 8009074:	080090a9 	.word	0x080090a9
 8009078:	080090b9 	.word	0x080090b9
 800907c:	080090b9 	.word	0x080090b9
 8009080:	080090b9 	.word	0x080090b9
 8009084:	080090a1 	.word	0x080090a1
 8009088:	080090b9 	.word	0x080090b9
 800908c:	080090b9 	.word	0x080090b9
 8009090:	080090b9 	.word	0x080090b9
 8009094:	080090b1 	.word	0x080090b1
 8009098:	2300      	movs	r3, #0
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800909e:	e0d8      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090a0:	2302      	movs	r3, #2
 80090a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090a6:	e0d4      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090a8:	2304      	movs	r3, #4
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ae:	e0d0      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090b0:	2308      	movs	r3, #8
 80090b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b6:	e0cc      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090b8:	2310      	movs	r3, #16
 80090ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090be:	e0c8      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a5e      	ldr	r2, [pc, #376]	@ (8009240 <UART_SetConfig+0x2ec>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d125      	bne.n	8009116 <UART_SetConfig+0x1c2>
 80090ca:	4b5b      	ldr	r3, [pc, #364]	@ (8009238 <UART_SetConfig+0x2e4>)
 80090cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090d4:	2b30      	cmp	r3, #48	@ 0x30
 80090d6:	d016      	beq.n	8009106 <UART_SetConfig+0x1b2>
 80090d8:	2b30      	cmp	r3, #48	@ 0x30
 80090da:	d818      	bhi.n	800910e <UART_SetConfig+0x1ba>
 80090dc:	2b20      	cmp	r3, #32
 80090de:	d00a      	beq.n	80090f6 <UART_SetConfig+0x1a2>
 80090e0:	2b20      	cmp	r3, #32
 80090e2:	d814      	bhi.n	800910e <UART_SetConfig+0x1ba>
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d002      	beq.n	80090ee <UART_SetConfig+0x19a>
 80090e8:	2b10      	cmp	r3, #16
 80090ea:	d008      	beq.n	80090fe <UART_SetConfig+0x1aa>
 80090ec:	e00f      	b.n	800910e <UART_SetConfig+0x1ba>
 80090ee:	2300      	movs	r3, #0
 80090f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090f4:	e0ad      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090f6:	2302      	movs	r3, #2
 80090f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090fc:	e0a9      	b.n	8009252 <UART_SetConfig+0x2fe>
 80090fe:	2304      	movs	r3, #4
 8009100:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009104:	e0a5      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009106:	2308      	movs	r3, #8
 8009108:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800910c:	e0a1      	b.n	8009252 <UART_SetConfig+0x2fe>
 800910e:	2310      	movs	r3, #16
 8009110:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009114:	e09d      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a4a      	ldr	r2, [pc, #296]	@ (8009244 <UART_SetConfig+0x2f0>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d125      	bne.n	800916c <UART_SetConfig+0x218>
 8009120:	4b45      	ldr	r3, [pc, #276]	@ (8009238 <UART_SetConfig+0x2e4>)
 8009122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009126:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800912a:	2bc0      	cmp	r3, #192	@ 0xc0
 800912c:	d016      	beq.n	800915c <UART_SetConfig+0x208>
 800912e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009130:	d818      	bhi.n	8009164 <UART_SetConfig+0x210>
 8009132:	2b80      	cmp	r3, #128	@ 0x80
 8009134:	d00a      	beq.n	800914c <UART_SetConfig+0x1f8>
 8009136:	2b80      	cmp	r3, #128	@ 0x80
 8009138:	d814      	bhi.n	8009164 <UART_SetConfig+0x210>
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <UART_SetConfig+0x1f0>
 800913e:	2b40      	cmp	r3, #64	@ 0x40
 8009140:	d008      	beq.n	8009154 <UART_SetConfig+0x200>
 8009142:	e00f      	b.n	8009164 <UART_SetConfig+0x210>
 8009144:	2300      	movs	r3, #0
 8009146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800914a:	e082      	b.n	8009252 <UART_SetConfig+0x2fe>
 800914c:	2302      	movs	r3, #2
 800914e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009152:	e07e      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009154:	2304      	movs	r3, #4
 8009156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800915a:	e07a      	b.n	8009252 <UART_SetConfig+0x2fe>
 800915c:	2308      	movs	r3, #8
 800915e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009162:	e076      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009164:	2310      	movs	r3, #16
 8009166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800916a:	e072      	b.n	8009252 <UART_SetConfig+0x2fe>
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a35      	ldr	r2, [pc, #212]	@ (8009248 <UART_SetConfig+0x2f4>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d12a      	bne.n	80091cc <UART_SetConfig+0x278>
 8009176:	4b30      	ldr	r3, [pc, #192]	@ (8009238 <UART_SetConfig+0x2e4>)
 8009178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800917c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009180:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009184:	d01a      	beq.n	80091bc <UART_SetConfig+0x268>
 8009186:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800918a:	d81b      	bhi.n	80091c4 <UART_SetConfig+0x270>
 800918c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009190:	d00c      	beq.n	80091ac <UART_SetConfig+0x258>
 8009192:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009196:	d815      	bhi.n	80091c4 <UART_SetConfig+0x270>
 8009198:	2b00      	cmp	r3, #0
 800919a:	d003      	beq.n	80091a4 <UART_SetConfig+0x250>
 800919c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091a0:	d008      	beq.n	80091b4 <UART_SetConfig+0x260>
 80091a2:	e00f      	b.n	80091c4 <UART_SetConfig+0x270>
 80091a4:	2300      	movs	r3, #0
 80091a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091aa:	e052      	b.n	8009252 <UART_SetConfig+0x2fe>
 80091ac:	2302      	movs	r3, #2
 80091ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091b2:	e04e      	b.n	8009252 <UART_SetConfig+0x2fe>
 80091b4:	2304      	movs	r3, #4
 80091b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ba:	e04a      	b.n	8009252 <UART_SetConfig+0x2fe>
 80091bc:	2308      	movs	r3, #8
 80091be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091c2:	e046      	b.n	8009252 <UART_SetConfig+0x2fe>
 80091c4:	2310      	movs	r3, #16
 80091c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ca:	e042      	b.n	8009252 <UART_SetConfig+0x2fe>
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a17      	ldr	r2, [pc, #92]	@ (8009230 <UART_SetConfig+0x2dc>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d13a      	bne.n	800924c <UART_SetConfig+0x2f8>
 80091d6:	4b18      	ldr	r3, [pc, #96]	@ (8009238 <UART_SetConfig+0x2e4>)
 80091d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80091e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091e4:	d01a      	beq.n	800921c <UART_SetConfig+0x2c8>
 80091e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091ea:	d81b      	bhi.n	8009224 <UART_SetConfig+0x2d0>
 80091ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091f0:	d00c      	beq.n	800920c <UART_SetConfig+0x2b8>
 80091f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091f6:	d815      	bhi.n	8009224 <UART_SetConfig+0x2d0>
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d003      	beq.n	8009204 <UART_SetConfig+0x2b0>
 80091fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009200:	d008      	beq.n	8009214 <UART_SetConfig+0x2c0>
 8009202:	e00f      	b.n	8009224 <UART_SetConfig+0x2d0>
 8009204:	2300      	movs	r3, #0
 8009206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800920a:	e022      	b.n	8009252 <UART_SetConfig+0x2fe>
 800920c:	2302      	movs	r3, #2
 800920e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009212:	e01e      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009214:	2304      	movs	r3, #4
 8009216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800921a:	e01a      	b.n	8009252 <UART_SetConfig+0x2fe>
 800921c:	2308      	movs	r3, #8
 800921e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009222:	e016      	b.n	8009252 <UART_SetConfig+0x2fe>
 8009224:	2310      	movs	r3, #16
 8009226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800922a:	e012      	b.n	8009252 <UART_SetConfig+0x2fe>
 800922c:	cfff69f3 	.word	0xcfff69f3
 8009230:	40008000 	.word	0x40008000
 8009234:	40013800 	.word	0x40013800
 8009238:	40021000 	.word	0x40021000
 800923c:	40004400 	.word	0x40004400
 8009240:	40004800 	.word	0x40004800
 8009244:	40004c00 	.word	0x40004c00
 8009248:	40005000 	.word	0x40005000
 800924c:	2310      	movs	r3, #16
 800924e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4aae      	ldr	r2, [pc, #696]	@ (8009510 <UART_SetConfig+0x5bc>)
 8009258:	4293      	cmp	r3, r2
 800925a:	f040 8097 	bne.w	800938c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800925e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009262:	2b08      	cmp	r3, #8
 8009264:	d823      	bhi.n	80092ae <UART_SetConfig+0x35a>
 8009266:	a201      	add	r2, pc, #4	@ (adr r2, 800926c <UART_SetConfig+0x318>)
 8009268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800926c:	08009291 	.word	0x08009291
 8009270:	080092af 	.word	0x080092af
 8009274:	08009299 	.word	0x08009299
 8009278:	080092af 	.word	0x080092af
 800927c:	0800929f 	.word	0x0800929f
 8009280:	080092af 	.word	0x080092af
 8009284:	080092af 	.word	0x080092af
 8009288:	080092af 	.word	0x080092af
 800928c:	080092a7 	.word	0x080092a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009290:	f7fe fa3e 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 8009294:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009296:	e010      	b.n	80092ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009298:	4b9e      	ldr	r3, [pc, #632]	@ (8009514 <UART_SetConfig+0x5c0>)
 800929a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800929c:	e00d      	b.n	80092ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800929e:	f7fe f99f 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 80092a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092a4:	e009      	b.n	80092ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092ac:	e005      	b.n	80092ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80092b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f000 8130 	beq.w	8009522 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c6:	4a94      	ldr	r2, [pc, #592]	@ (8009518 <UART_SetConfig+0x5c4>)
 80092c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092cc:	461a      	mov	r2, r3
 80092ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80092d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	685a      	ldr	r2, [r3, #4]
 80092da:	4613      	mov	r3, r2
 80092dc:	005b      	lsls	r3, r3, #1
 80092de:	4413      	add	r3, r2
 80092e0:	69ba      	ldr	r2, [r7, #24]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d305      	bcc.n	80092f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092ec:	69ba      	ldr	r2, [r7, #24]
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d903      	bls.n	80092fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092f8:	e113      	b.n	8009522 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fc:	2200      	movs	r2, #0
 80092fe:	60bb      	str	r3, [r7, #8]
 8009300:	60fa      	str	r2, [r7, #12]
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009306:	4a84      	ldr	r2, [pc, #528]	@ (8009518 <UART_SetConfig+0x5c4>)
 8009308:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800930c:	b29b      	uxth	r3, r3
 800930e:	2200      	movs	r2, #0
 8009310:	603b      	str	r3, [r7, #0]
 8009312:	607a      	str	r2, [r7, #4]
 8009314:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009318:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800931c:	f7f7 fc5c 	bl	8000bd8 <__aeabi_uldivmod>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	4610      	mov	r0, r2
 8009326:	4619      	mov	r1, r3
 8009328:	f04f 0200 	mov.w	r2, #0
 800932c:	f04f 0300 	mov.w	r3, #0
 8009330:	020b      	lsls	r3, r1, #8
 8009332:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009336:	0202      	lsls	r2, r0, #8
 8009338:	6979      	ldr	r1, [r7, #20]
 800933a:	6849      	ldr	r1, [r1, #4]
 800933c:	0849      	lsrs	r1, r1, #1
 800933e:	2000      	movs	r0, #0
 8009340:	460c      	mov	r4, r1
 8009342:	4605      	mov	r5, r0
 8009344:	eb12 0804 	adds.w	r8, r2, r4
 8009348:	eb43 0905 	adc.w	r9, r3, r5
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	469a      	mov	sl, r3
 8009354:	4693      	mov	fp, r2
 8009356:	4652      	mov	r2, sl
 8009358:	465b      	mov	r3, fp
 800935a:	4640      	mov	r0, r8
 800935c:	4649      	mov	r1, r9
 800935e:	f7f7 fc3b 	bl	8000bd8 <__aeabi_uldivmod>
 8009362:	4602      	mov	r2, r0
 8009364:	460b      	mov	r3, r1
 8009366:	4613      	mov	r3, r2
 8009368:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009370:	d308      	bcc.n	8009384 <UART_SetConfig+0x430>
 8009372:	6a3b      	ldr	r3, [r7, #32]
 8009374:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009378:	d204      	bcs.n	8009384 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	6a3a      	ldr	r2, [r7, #32]
 8009380:	60da      	str	r2, [r3, #12]
 8009382:	e0ce      	b.n	8009522 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800938a:	e0ca      	b.n	8009522 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	69db      	ldr	r3, [r3, #28]
 8009390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009394:	d166      	bne.n	8009464 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009396:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800939a:	2b08      	cmp	r3, #8
 800939c:	d827      	bhi.n	80093ee <UART_SetConfig+0x49a>
 800939e:	a201      	add	r2, pc, #4	@ (adr r2, 80093a4 <UART_SetConfig+0x450>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	080093c9 	.word	0x080093c9
 80093a8:	080093d1 	.word	0x080093d1
 80093ac:	080093d9 	.word	0x080093d9
 80093b0:	080093ef 	.word	0x080093ef
 80093b4:	080093df 	.word	0x080093df
 80093b8:	080093ef 	.word	0x080093ef
 80093bc:	080093ef 	.word	0x080093ef
 80093c0:	080093ef 	.word	0x080093ef
 80093c4:	080093e7 	.word	0x080093e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093c8:	f7fe f9a2 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 80093cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093ce:	e014      	b.n	80093fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093d0:	f7fe f9b4 	bl	800773c <HAL_RCC_GetPCLK2Freq>
 80093d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093d6:	e010      	b.n	80093fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093d8:	4b4e      	ldr	r3, [pc, #312]	@ (8009514 <UART_SetConfig+0x5c0>)
 80093da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093dc:	e00d      	b.n	80093fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093de:	f7fe f8ff 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 80093e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093e4:	e009      	b.n	80093fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093ec:	e005      	b.n	80093fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80093ee:	2300      	movs	r3, #0
 80093f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f000 8090 	beq.w	8009522 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009406:	4a44      	ldr	r2, [pc, #272]	@ (8009518 <UART_SetConfig+0x5c4>)
 8009408:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800940c:	461a      	mov	r2, r3
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	fbb3 f3f2 	udiv	r3, r3, r2
 8009414:	005a      	lsls	r2, r3, #1
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	085b      	lsrs	r3, r3, #1
 800941c:	441a      	add	r2, r3
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	fbb2 f3f3 	udiv	r3, r2, r3
 8009426:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009428:	6a3b      	ldr	r3, [r7, #32]
 800942a:	2b0f      	cmp	r3, #15
 800942c:	d916      	bls.n	800945c <UART_SetConfig+0x508>
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009434:	d212      	bcs.n	800945c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009436:	6a3b      	ldr	r3, [r7, #32]
 8009438:	b29b      	uxth	r3, r3
 800943a:	f023 030f 	bic.w	r3, r3, #15
 800943e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	085b      	lsrs	r3, r3, #1
 8009444:	b29b      	uxth	r3, r3
 8009446:	f003 0307 	and.w	r3, r3, #7
 800944a:	b29a      	uxth	r2, r3
 800944c:	8bfb      	ldrh	r3, [r7, #30]
 800944e:	4313      	orrs	r3, r2
 8009450:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	8bfa      	ldrh	r2, [r7, #30]
 8009458:	60da      	str	r2, [r3, #12]
 800945a:	e062      	b.n	8009522 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009462:	e05e      	b.n	8009522 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009464:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009468:	2b08      	cmp	r3, #8
 800946a:	d828      	bhi.n	80094be <UART_SetConfig+0x56a>
 800946c:	a201      	add	r2, pc, #4	@ (adr r2, 8009474 <UART_SetConfig+0x520>)
 800946e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009472:	bf00      	nop
 8009474:	08009499 	.word	0x08009499
 8009478:	080094a1 	.word	0x080094a1
 800947c:	080094a9 	.word	0x080094a9
 8009480:	080094bf 	.word	0x080094bf
 8009484:	080094af 	.word	0x080094af
 8009488:	080094bf 	.word	0x080094bf
 800948c:	080094bf 	.word	0x080094bf
 8009490:	080094bf 	.word	0x080094bf
 8009494:	080094b7 	.word	0x080094b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009498:	f7fe f93a 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 800949c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800949e:	e014      	b.n	80094ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094a0:	f7fe f94c 	bl	800773c <HAL_RCC_GetPCLK2Freq>
 80094a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094a6:	e010      	b.n	80094ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094a8:	4b1a      	ldr	r3, [pc, #104]	@ (8009514 <UART_SetConfig+0x5c0>)
 80094aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094ac:	e00d      	b.n	80094ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094ae:	f7fe f897 	bl	80075e0 <HAL_RCC_GetSysClockFreq>
 80094b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80094b4:	e009      	b.n	80094ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094bc:	e005      	b.n	80094ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80094be:	2300      	movs	r3, #0
 80094c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80094c8:	bf00      	nop
    }

    if (pclk != 0U)
 80094ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d028      	beq.n	8009522 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d4:	4a10      	ldr	r2, [pc, #64]	@ (8009518 <UART_SetConfig+0x5c4>)
 80094d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094da:	461a      	mov	r2, r3
 80094dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094de:	fbb3 f2f2 	udiv	r2, r3, r2
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	085b      	lsrs	r3, r3, #1
 80094e8:	441a      	add	r2, r3
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094f4:	6a3b      	ldr	r3, [r7, #32]
 80094f6:	2b0f      	cmp	r3, #15
 80094f8:	d910      	bls.n	800951c <UART_SetConfig+0x5c8>
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009500:	d20c      	bcs.n	800951c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009502:	6a3b      	ldr	r3, [r7, #32]
 8009504:	b29a      	uxth	r2, r3
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60da      	str	r2, [r3, #12]
 800950c:	e009      	b.n	8009522 <UART_SetConfig+0x5ce>
 800950e:	bf00      	nop
 8009510:	40008000 	.word	0x40008000
 8009514:	00f42400 	.word	0x00f42400
 8009518:	0800cbe0 	.word	0x0800cbe0
      }
      else
      {
        ret = HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	2201      	movs	r2, #1
 8009526:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2201      	movs	r2, #1
 800952e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	2200      	movs	r2, #0
 8009536:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	2200      	movs	r2, #0
 800953c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800953e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009542:	4618      	mov	r0, r3
 8009544:	3730      	adds	r7, #48	@ 0x30
 8009546:	46bd      	mov	sp, r7
 8009548:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800954c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00a      	beq.n	8009576 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	430a      	orrs	r2, r1
 8009574:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	f003 0301 	and.w	r3, r3, #1
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00a      	beq.n	8009598 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	430a      	orrs	r2, r1
 8009596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800959c:	f003 0302 	and.w	r3, r3, #2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d00a      	beq.n	80095ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	430a      	orrs	r2, r1
 80095b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095be:	f003 0304 	and.w	r3, r3, #4
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00a      	beq.n	80095dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	430a      	orrs	r2, r1
 80095da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e0:	f003 0310 	and.w	r3, r3, #16
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00a      	beq.n	80095fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	430a      	orrs	r2, r1
 80095fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009602:	f003 0320 	and.w	r3, r3, #32
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00a      	beq.n	8009620 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	430a      	orrs	r2, r1
 800961e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	d01a      	beq.n	8009662 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800964a:	d10a      	bne.n	8009662 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	430a      	orrs	r2, r1
 8009660:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00a      	beq.n	8009684 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	430a      	orrs	r2, r1
 8009682:	605a      	str	r2, [r3, #4]
  }
}
 8009684:	bf00      	nop
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b098      	sub	sp, #96	@ 0x60
 8009694:	af02      	add	r7, sp, #8
 8009696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80096a0:	f7fa f8ba 	bl	8003818 <HAL_GetTick>
 80096a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f003 0308 	and.w	r3, r3, #8
 80096b0:	2b08      	cmp	r3, #8
 80096b2:	d12f      	bne.n	8009714 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096b8:	9300      	str	r3, [sp, #0]
 80096ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096bc:	2200      	movs	r2, #0
 80096be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f88e 	bl	80097e4 <UART_WaitOnFlagUntilTimeout>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d022      	beq.n	8009714 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	461a      	mov	r2, r3
 80096ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096f4:	e841 2300 	strex	r3, r2, [r1]
 80096f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1e6      	bne.n	80096ce <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2220      	movs	r2, #32
 8009704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e063      	b.n	80097dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f003 0304 	and.w	r3, r3, #4
 800971e:	2b04      	cmp	r3, #4
 8009720:	d149      	bne.n	80097b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009722:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009726:	9300      	str	r3, [sp, #0]
 8009728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800972a:	2200      	movs	r2, #0
 800972c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f857 	bl	80097e4 <UART_WaitOnFlagUntilTimeout>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d03c      	beq.n	80097b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009744:	e853 3f00 	ldrex	r3, [r3]
 8009748:	623b      	str	r3, [r7, #32]
   return(result);
 800974a:	6a3b      	ldr	r3, [r7, #32]
 800974c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	461a      	mov	r2, r3
 8009758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800975a:	633b      	str	r3, [r7, #48]	@ 0x30
 800975c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009760:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009762:	e841 2300 	strex	r3, r2, [r1]
 8009766:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1e6      	bne.n	800973c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	3308      	adds	r3, #8
 8009774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	e853 3f00 	ldrex	r3, [r3]
 800977c:	60fb      	str	r3, [r7, #12]
   return(result);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f023 0301 	bic.w	r3, r3, #1
 8009784:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	3308      	adds	r3, #8
 800978c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800978e:	61fa      	str	r2, [r7, #28]
 8009790:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009792:	69b9      	ldr	r1, [r7, #24]
 8009794:	69fa      	ldr	r2, [r7, #28]
 8009796:	e841 2300 	strex	r3, r2, [r1]
 800979a:	617b      	str	r3, [r7, #20]
   return(result);
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1e5      	bne.n	800976e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2220      	movs	r2, #32
 80097a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e012      	b.n	80097dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2220      	movs	r2, #32
 80097ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2220      	movs	r2, #32
 80097c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3758      	adds	r7, #88	@ 0x58
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	603b      	str	r3, [r7, #0]
 80097f0:	4613      	mov	r3, r2
 80097f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097f4:	e04f      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097fc:	d04b      	beq.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097fe:	f7fa f80b 	bl	8003818 <HAL_GetTick>
 8009802:	4602      	mov	r2, r0
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	1ad3      	subs	r3, r2, r3
 8009808:	69ba      	ldr	r2, [r7, #24]
 800980a:	429a      	cmp	r2, r3
 800980c:	d302      	bcc.n	8009814 <UART_WaitOnFlagUntilTimeout+0x30>
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d101      	bne.n	8009818 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009814:	2303      	movs	r3, #3
 8009816:	e04e      	b.n	80098b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f003 0304 	and.w	r3, r3, #4
 8009822:	2b00      	cmp	r3, #0
 8009824:	d037      	beq.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	2b80      	cmp	r3, #128	@ 0x80
 800982a:	d034      	beq.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	2b40      	cmp	r3, #64	@ 0x40
 8009830:	d031      	beq.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69db      	ldr	r3, [r3, #28]
 8009838:	f003 0308 	and.w	r3, r3, #8
 800983c:	2b08      	cmp	r3, #8
 800983e:	d110      	bne.n	8009862 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2208      	movs	r2, #8
 8009846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f000 f838 	bl	80098be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2208      	movs	r2, #8
 8009852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e029      	b.n	80098b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800986c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009870:	d111      	bne.n	8009896 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800987a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f000 f81e 	bl	80098be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2220      	movs	r2, #32
 8009886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2200      	movs	r2, #0
 800988e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009892:	2303      	movs	r3, #3
 8009894:	e00f      	b.n	80098b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69da      	ldr	r2, [r3, #28]
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	4013      	ands	r3, r2
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	429a      	cmp	r2, r3
 80098a4:	bf0c      	ite	eq
 80098a6:	2301      	moveq	r3, #1
 80098a8:	2300      	movne	r3, #0
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	461a      	mov	r2, r3
 80098ae:	79fb      	ldrb	r3, [r7, #7]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d0a0      	beq.n	80097f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098be:	b480      	push	{r7}
 80098c0:	b095      	sub	sp, #84	@ 0x54
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ce:	e853 3f00 	ldrex	r3, [r3]
 80098d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80098d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	461a      	mov	r2, r3
 80098e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80098e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098ec:	e841 2300 	strex	r3, r2, [r1]
 80098f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1e6      	bne.n	80098c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	3308      	adds	r3, #8
 80098fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009900:	6a3b      	ldr	r3, [r7, #32]
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	61fb      	str	r3, [r7, #28]
   return(result);
 8009908:	69fb      	ldr	r3, [r7, #28]
 800990a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800990e:	f023 0301 	bic.w	r3, r3, #1
 8009912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	3308      	adds	r3, #8
 800991a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800991c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800991e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009924:	e841 2300 	strex	r3, r2, [r1]
 8009928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800992a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1e3      	bne.n	80098f8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009934:	2b01      	cmp	r3, #1
 8009936:	d118      	bne.n	800996a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	e853 3f00 	ldrex	r3, [r3]
 8009944:	60bb      	str	r3, [r7, #8]
   return(result);
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f023 0310 	bic.w	r3, r3, #16
 800994c:	647b      	str	r3, [r7, #68]	@ 0x44
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	461a      	mov	r2, r3
 8009954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800995a:	6979      	ldr	r1, [r7, #20]
 800995c:	69ba      	ldr	r2, [r7, #24]
 800995e:	e841 2300 	strex	r3, r2, [r1]
 8009962:	613b      	str	r3, [r7, #16]
   return(result);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1e6      	bne.n	8009938 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2220      	movs	r2, #32
 800996e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800997e:	bf00      	nop
 8009980:	3754      	adds	r7, #84	@ 0x54
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr

0800998a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800998a:	b480      	push	{r7}
 800998c:	b085      	sub	sp, #20
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009998:	2b01      	cmp	r3, #1
 800999a:	d101      	bne.n	80099a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800999c:	2302      	movs	r3, #2
 800999e:	e027      	b.n	80099f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2224      	movs	r2, #36	@ 0x24
 80099ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f022 0201 	bic.w	r2, r2, #1
 80099c6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80099ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3714      	adds	r7, #20
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d101      	bne.n	8009a14 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a10:	2302      	movs	r3, #2
 8009a12:	e02d      	b.n	8009a70 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2224      	movs	r2, #36	@ 0x24
 8009a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f022 0201 	bic.w	r2, r2, #1
 8009a3a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	689b      	ldr	r3, [r3, #8]
 8009a42:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	683a      	ldr	r2, [r7, #0]
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f84f 	bl	8009af4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68fa      	ldr	r2, [r7, #12]
 8009a5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2220      	movs	r2, #32
 8009a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a6e:	2300      	movs	r3, #0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3710      	adds	r7, #16
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d101      	bne.n	8009a90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	e02d      	b.n	8009aec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2224      	movs	r2, #36	@ 0x24
 8009a9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f022 0201 	bic.w	r2, r2, #1
 8009ab6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	683a      	ldr	r2, [r7, #0]
 8009ac8:	430a      	orrs	r2, r1
 8009aca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 f811 	bl	8009af4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aea:	2300      	movs	r3, #0
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d108      	bne.n	8009b16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009b14:	e031      	b.n	8009b7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009b16:	2308      	movs	r3, #8
 8009b18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009b1a:	2308      	movs	r3, #8
 8009b1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	0e5b      	lsrs	r3, r3, #25
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	f003 0307 	and.w	r3, r3, #7
 8009b2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	0f5b      	lsrs	r3, r3, #29
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	f003 0307 	and.w	r3, r3, #7
 8009b3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b3e:	7bbb      	ldrb	r3, [r7, #14]
 8009b40:	7b3a      	ldrb	r2, [r7, #12]
 8009b42:	4911      	ldr	r1, [pc, #68]	@ (8009b88 <UARTEx_SetNbDataToProcess+0x94>)
 8009b44:	5c8a      	ldrb	r2, [r1, r2]
 8009b46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009b4a:	7b3a      	ldrb	r2, [r7, #12]
 8009b4c:	490f      	ldr	r1, [pc, #60]	@ (8009b8c <UARTEx_SetNbDataToProcess+0x98>)
 8009b4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b50:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b5c:	7bfb      	ldrb	r3, [r7, #15]
 8009b5e:	7b7a      	ldrb	r2, [r7, #13]
 8009b60:	4909      	ldr	r1, [pc, #36]	@ (8009b88 <UARTEx_SetNbDataToProcess+0x94>)
 8009b62:	5c8a      	ldrb	r2, [r1, r2]
 8009b64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b68:	7b7a      	ldrb	r2, [r7, #13]
 8009b6a:	4908      	ldr	r1, [pc, #32]	@ (8009b8c <UARTEx_SetNbDataToProcess+0x98>)
 8009b6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b72:	b29a      	uxth	r2, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009b7a:	bf00      	nop
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr
 8009b86:	bf00      	nop
 8009b88:	0800cbf8 	.word	0x0800cbf8
 8009b8c:	0800cc00 	.word	0x0800cc00

08009b90 <arm_sin_f32>:
 8009b90:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8009c10 <arm_sin_f32+0x80>
 8009b94:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009b98:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009ba4:	d504      	bpl.n	8009bb0 <arm_sin_f32+0x20>
 8009ba6:	ee17 3a90 	vmov	r3, s15
 8009baa:	3b01      	subs	r3, #1
 8009bac:	ee07 3a90 	vmov	s15, r3
 8009bb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bb4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009c14 <arm_sin_f32+0x84>
 8009bb8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009bbc:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009bc0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8009bc4:	ee17 3a90 	vmov	r3, s15
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bce:	d21a      	bcs.n	8009c06 <arm_sin_f32+0x76>
 8009bd0:	ee07 3a90 	vmov	s15, r3
 8009bd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bd8:	1c59      	adds	r1, r3, #1
 8009bda:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009bde:	4a0e      	ldr	r2, [pc, #56]	@ (8009c18 <arm_sin_f32+0x88>)
 8009be0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009be4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009be8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009bec:	ed93 7a00 	vldr	s14, [r3]
 8009bf0:	edd2 6a00 	vldr	s13, [r2]
 8009bf4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009bf8:	ee20 0a26 	vmul.f32	s0, s0, s13
 8009bfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009c00:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009c04:	4770      	bx	lr
 8009c06:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	e7e6      	b.n	8009bde <arm_sin_f32+0x4e>
 8009c10:	3e22f983 	.word	0x3e22f983
 8009c14:	44000000 	.word	0x44000000
 8009c18:	0800cc08 	.word	0x0800cc08

08009c1c <__cvt>:
 8009c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c20:	ec57 6b10 	vmov	r6, r7, d0
 8009c24:	2f00      	cmp	r7, #0
 8009c26:	460c      	mov	r4, r1
 8009c28:	4619      	mov	r1, r3
 8009c2a:	463b      	mov	r3, r7
 8009c2c:	bfbb      	ittet	lt
 8009c2e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c32:	461f      	movlt	r7, r3
 8009c34:	2300      	movge	r3, #0
 8009c36:	232d      	movlt	r3, #45	@ 0x2d
 8009c38:	700b      	strb	r3, [r1, #0]
 8009c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c3c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c40:	4691      	mov	r9, r2
 8009c42:	f023 0820 	bic.w	r8, r3, #32
 8009c46:	bfbc      	itt	lt
 8009c48:	4632      	movlt	r2, r6
 8009c4a:	4616      	movlt	r6, r2
 8009c4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c50:	d005      	beq.n	8009c5e <__cvt+0x42>
 8009c52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c56:	d100      	bne.n	8009c5a <__cvt+0x3e>
 8009c58:	3401      	adds	r4, #1
 8009c5a:	2102      	movs	r1, #2
 8009c5c:	e000      	b.n	8009c60 <__cvt+0x44>
 8009c5e:	2103      	movs	r1, #3
 8009c60:	ab03      	add	r3, sp, #12
 8009c62:	9301      	str	r3, [sp, #4]
 8009c64:	ab02      	add	r3, sp, #8
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	ec47 6b10 	vmov	d0, r6, r7
 8009c6c:	4653      	mov	r3, sl
 8009c6e:	4622      	mov	r2, r4
 8009c70:	f000 fe82 	bl	800a978 <_dtoa_r>
 8009c74:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009c78:	4605      	mov	r5, r0
 8009c7a:	d119      	bne.n	8009cb0 <__cvt+0x94>
 8009c7c:	f019 0f01 	tst.w	r9, #1
 8009c80:	d00e      	beq.n	8009ca0 <__cvt+0x84>
 8009c82:	eb00 0904 	add.w	r9, r0, r4
 8009c86:	2200      	movs	r2, #0
 8009c88:	2300      	movs	r3, #0
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	f7f6 ff33 	bl	8000af8 <__aeabi_dcmpeq>
 8009c92:	b108      	cbz	r0, 8009c98 <__cvt+0x7c>
 8009c94:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c98:	2230      	movs	r2, #48	@ 0x30
 8009c9a:	9b03      	ldr	r3, [sp, #12]
 8009c9c:	454b      	cmp	r3, r9
 8009c9e:	d31e      	bcc.n	8009cde <__cvt+0xc2>
 8009ca0:	9b03      	ldr	r3, [sp, #12]
 8009ca2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ca4:	1b5b      	subs	r3, r3, r5
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	6013      	str	r3, [r2, #0]
 8009caa:	b004      	add	sp, #16
 8009cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009cb4:	eb00 0904 	add.w	r9, r0, r4
 8009cb8:	d1e5      	bne.n	8009c86 <__cvt+0x6a>
 8009cba:	7803      	ldrb	r3, [r0, #0]
 8009cbc:	2b30      	cmp	r3, #48	@ 0x30
 8009cbe:	d10a      	bne.n	8009cd6 <__cvt+0xba>
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	4630      	mov	r0, r6
 8009cc6:	4639      	mov	r1, r7
 8009cc8:	f7f6 ff16 	bl	8000af8 <__aeabi_dcmpeq>
 8009ccc:	b918      	cbnz	r0, 8009cd6 <__cvt+0xba>
 8009cce:	f1c4 0401 	rsb	r4, r4, #1
 8009cd2:	f8ca 4000 	str.w	r4, [sl]
 8009cd6:	f8da 3000 	ldr.w	r3, [sl]
 8009cda:	4499      	add	r9, r3
 8009cdc:	e7d3      	b.n	8009c86 <__cvt+0x6a>
 8009cde:	1c59      	adds	r1, r3, #1
 8009ce0:	9103      	str	r1, [sp, #12]
 8009ce2:	701a      	strb	r2, [r3, #0]
 8009ce4:	e7d9      	b.n	8009c9a <__cvt+0x7e>

08009ce6 <__exponent>:
 8009ce6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ce8:	2900      	cmp	r1, #0
 8009cea:	bfba      	itte	lt
 8009cec:	4249      	neglt	r1, r1
 8009cee:	232d      	movlt	r3, #45	@ 0x2d
 8009cf0:	232b      	movge	r3, #43	@ 0x2b
 8009cf2:	2909      	cmp	r1, #9
 8009cf4:	7002      	strb	r2, [r0, #0]
 8009cf6:	7043      	strb	r3, [r0, #1]
 8009cf8:	dd29      	ble.n	8009d4e <__exponent+0x68>
 8009cfa:	f10d 0307 	add.w	r3, sp, #7
 8009cfe:	461d      	mov	r5, r3
 8009d00:	270a      	movs	r7, #10
 8009d02:	461a      	mov	r2, r3
 8009d04:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d08:	fb07 1416 	mls	r4, r7, r6, r1
 8009d0c:	3430      	adds	r4, #48	@ 0x30
 8009d0e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d12:	460c      	mov	r4, r1
 8009d14:	2c63      	cmp	r4, #99	@ 0x63
 8009d16:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	dcf1      	bgt.n	8009d02 <__exponent+0x1c>
 8009d1e:	3130      	adds	r1, #48	@ 0x30
 8009d20:	1e94      	subs	r4, r2, #2
 8009d22:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d26:	1c41      	adds	r1, r0, #1
 8009d28:	4623      	mov	r3, r4
 8009d2a:	42ab      	cmp	r3, r5
 8009d2c:	d30a      	bcc.n	8009d44 <__exponent+0x5e>
 8009d2e:	f10d 0309 	add.w	r3, sp, #9
 8009d32:	1a9b      	subs	r3, r3, r2
 8009d34:	42ac      	cmp	r4, r5
 8009d36:	bf88      	it	hi
 8009d38:	2300      	movhi	r3, #0
 8009d3a:	3302      	adds	r3, #2
 8009d3c:	4403      	add	r3, r0
 8009d3e:	1a18      	subs	r0, r3, r0
 8009d40:	b003      	add	sp, #12
 8009d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d44:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d48:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d4c:	e7ed      	b.n	8009d2a <__exponent+0x44>
 8009d4e:	2330      	movs	r3, #48	@ 0x30
 8009d50:	3130      	adds	r1, #48	@ 0x30
 8009d52:	7083      	strb	r3, [r0, #2]
 8009d54:	70c1      	strb	r1, [r0, #3]
 8009d56:	1d03      	adds	r3, r0, #4
 8009d58:	e7f1      	b.n	8009d3e <__exponent+0x58>
	...

08009d5c <_printf_float>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	b08d      	sub	sp, #52	@ 0x34
 8009d62:	460c      	mov	r4, r1
 8009d64:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009d68:	4616      	mov	r6, r2
 8009d6a:	461f      	mov	r7, r3
 8009d6c:	4605      	mov	r5, r0
 8009d6e:	f000 fd2b 	bl	800a7c8 <_localeconv_r>
 8009d72:	6803      	ldr	r3, [r0, #0]
 8009d74:	9304      	str	r3, [sp, #16]
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7f6 fa92 	bl	80002a0 <strlen>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d80:	f8d8 3000 	ldr.w	r3, [r8]
 8009d84:	9005      	str	r0, [sp, #20]
 8009d86:	3307      	adds	r3, #7
 8009d88:	f023 0307 	bic.w	r3, r3, #7
 8009d8c:	f103 0208 	add.w	r2, r3, #8
 8009d90:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009d94:	f8d4 b000 	ldr.w	fp, [r4]
 8009d98:	f8c8 2000 	str.w	r2, [r8]
 8009d9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009da0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009da4:	9307      	str	r3, [sp, #28]
 8009da6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009daa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009db2:	4b9c      	ldr	r3, [pc, #624]	@ (800a024 <_printf_float+0x2c8>)
 8009db4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009db8:	f7f6 fed0 	bl	8000b5c <__aeabi_dcmpun>
 8009dbc:	bb70      	cbnz	r0, 8009e1c <_printf_float+0xc0>
 8009dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dc2:	4b98      	ldr	r3, [pc, #608]	@ (800a024 <_printf_float+0x2c8>)
 8009dc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009dc8:	f7f6 feaa 	bl	8000b20 <__aeabi_dcmple>
 8009dcc:	bb30      	cbnz	r0, 8009e1c <_printf_float+0xc0>
 8009dce:	2200      	movs	r2, #0
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	f7f6 fe99 	bl	8000b0c <__aeabi_dcmplt>
 8009dda:	b110      	cbz	r0, 8009de2 <_printf_float+0x86>
 8009ddc:	232d      	movs	r3, #45	@ 0x2d
 8009dde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009de2:	4a91      	ldr	r2, [pc, #580]	@ (800a028 <_printf_float+0x2cc>)
 8009de4:	4b91      	ldr	r3, [pc, #580]	@ (800a02c <_printf_float+0x2d0>)
 8009de6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009dea:	bf94      	ite	ls
 8009dec:	4690      	movls	r8, r2
 8009dee:	4698      	movhi	r8, r3
 8009df0:	2303      	movs	r3, #3
 8009df2:	6123      	str	r3, [r4, #16]
 8009df4:	f02b 0304 	bic.w	r3, fp, #4
 8009df8:	6023      	str	r3, [r4, #0]
 8009dfa:	f04f 0900 	mov.w	r9, #0
 8009dfe:	9700      	str	r7, [sp, #0]
 8009e00:	4633      	mov	r3, r6
 8009e02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e04:	4621      	mov	r1, r4
 8009e06:	4628      	mov	r0, r5
 8009e08:	f000 f9d2 	bl	800a1b0 <_printf_common>
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	f040 808d 	bne.w	8009f2c <_printf_float+0x1d0>
 8009e12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e16:	b00d      	add	sp, #52	@ 0x34
 8009e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e1c:	4642      	mov	r2, r8
 8009e1e:	464b      	mov	r3, r9
 8009e20:	4640      	mov	r0, r8
 8009e22:	4649      	mov	r1, r9
 8009e24:	f7f6 fe9a 	bl	8000b5c <__aeabi_dcmpun>
 8009e28:	b140      	cbz	r0, 8009e3c <_printf_float+0xe0>
 8009e2a:	464b      	mov	r3, r9
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	bfbc      	itt	lt
 8009e30:	232d      	movlt	r3, #45	@ 0x2d
 8009e32:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e36:	4a7e      	ldr	r2, [pc, #504]	@ (800a030 <_printf_float+0x2d4>)
 8009e38:	4b7e      	ldr	r3, [pc, #504]	@ (800a034 <_printf_float+0x2d8>)
 8009e3a:	e7d4      	b.n	8009de6 <_printf_float+0x8a>
 8009e3c:	6863      	ldr	r3, [r4, #4]
 8009e3e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e42:	9206      	str	r2, [sp, #24]
 8009e44:	1c5a      	adds	r2, r3, #1
 8009e46:	d13b      	bne.n	8009ec0 <_printf_float+0x164>
 8009e48:	2306      	movs	r3, #6
 8009e4a:	6063      	str	r3, [r4, #4]
 8009e4c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e50:	2300      	movs	r3, #0
 8009e52:	6022      	str	r2, [r4, #0]
 8009e54:	9303      	str	r3, [sp, #12]
 8009e56:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e58:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e5c:	ab09      	add	r3, sp, #36	@ 0x24
 8009e5e:	9300      	str	r3, [sp, #0]
 8009e60:	6861      	ldr	r1, [r4, #4]
 8009e62:	ec49 8b10 	vmov	d0, r8, r9
 8009e66:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009e6a:	4628      	mov	r0, r5
 8009e6c:	f7ff fed6 	bl	8009c1c <__cvt>
 8009e70:	9b06      	ldr	r3, [sp, #24]
 8009e72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e74:	2b47      	cmp	r3, #71	@ 0x47
 8009e76:	4680      	mov	r8, r0
 8009e78:	d129      	bne.n	8009ece <_printf_float+0x172>
 8009e7a:	1cc8      	adds	r0, r1, #3
 8009e7c:	db02      	blt.n	8009e84 <_printf_float+0x128>
 8009e7e:	6863      	ldr	r3, [r4, #4]
 8009e80:	4299      	cmp	r1, r3
 8009e82:	dd41      	ble.n	8009f08 <_printf_float+0x1ac>
 8009e84:	f1aa 0a02 	sub.w	sl, sl, #2
 8009e88:	fa5f fa8a 	uxtb.w	sl, sl
 8009e8c:	3901      	subs	r1, #1
 8009e8e:	4652      	mov	r2, sl
 8009e90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009e94:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e96:	f7ff ff26 	bl	8009ce6 <__exponent>
 8009e9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e9c:	1813      	adds	r3, r2, r0
 8009e9e:	2a01      	cmp	r2, #1
 8009ea0:	4681      	mov	r9, r0
 8009ea2:	6123      	str	r3, [r4, #16]
 8009ea4:	dc02      	bgt.n	8009eac <_printf_float+0x150>
 8009ea6:	6822      	ldr	r2, [r4, #0]
 8009ea8:	07d2      	lsls	r2, r2, #31
 8009eaa:	d501      	bpl.n	8009eb0 <_printf_float+0x154>
 8009eac:	3301      	adds	r3, #1
 8009eae:	6123      	str	r3, [r4, #16]
 8009eb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d0a2      	beq.n	8009dfe <_printf_float+0xa2>
 8009eb8:	232d      	movs	r3, #45	@ 0x2d
 8009eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ebe:	e79e      	b.n	8009dfe <_printf_float+0xa2>
 8009ec0:	9a06      	ldr	r2, [sp, #24]
 8009ec2:	2a47      	cmp	r2, #71	@ 0x47
 8009ec4:	d1c2      	bne.n	8009e4c <_printf_float+0xf0>
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1c0      	bne.n	8009e4c <_printf_float+0xf0>
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e7bd      	b.n	8009e4a <_printf_float+0xee>
 8009ece:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ed2:	d9db      	bls.n	8009e8c <_printf_float+0x130>
 8009ed4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009ed8:	d118      	bne.n	8009f0c <_printf_float+0x1b0>
 8009eda:	2900      	cmp	r1, #0
 8009edc:	6863      	ldr	r3, [r4, #4]
 8009ede:	dd0b      	ble.n	8009ef8 <_printf_float+0x19c>
 8009ee0:	6121      	str	r1, [r4, #16]
 8009ee2:	b913      	cbnz	r3, 8009eea <_printf_float+0x18e>
 8009ee4:	6822      	ldr	r2, [r4, #0]
 8009ee6:	07d0      	lsls	r0, r2, #31
 8009ee8:	d502      	bpl.n	8009ef0 <_printf_float+0x194>
 8009eea:	3301      	adds	r3, #1
 8009eec:	440b      	add	r3, r1
 8009eee:	6123      	str	r3, [r4, #16]
 8009ef0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ef2:	f04f 0900 	mov.w	r9, #0
 8009ef6:	e7db      	b.n	8009eb0 <_printf_float+0x154>
 8009ef8:	b913      	cbnz	r3, 8009f00 <_printf_float+0x1a4>
 8009efa:	6822      	ldr	r2, [r4, #0]
 8009efc:	07d2      	lsls	r2, r2, #31
 8009efe:	d501      	bpl.n	8009f04 <_printf_float+0x1a8>
 8009f00:	3302      	adds	r3, #2
 8009f02:	e7f4      	b.n	8009eee <_printf_float+0x192>
 8009f04:	2301      	movs	r3, #1
 8009f06:	e7f2      	b.n	8009eee <_printf_float+0x192>
 8009f08:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f0e:	4299      	cmp	r1, r3
 8009f10:	db05      	blt.n	8009f1e <_printf_float+0x1c2>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	6121      	str	r1, [r4, #16]
 8009f16:	07d8      	lsls	r0, r3, #31
 8009f18:	d5ea      	bpl.n	8009ef0 <_printf_float+0x194>
 8009f1a:	1c4b      	adds	r3, r1, #1
 8009f1c:	e7e7      	b.n	8009eee <_printf_float+0x192>
 8009f1e:	2900      	cmp	r1, #0
 8009f20:	bfd4      	ite	le
 8009f22:	f1c1 0202 	rsble	r2, r1, #2
 8009f26:	2201      	movgt	r2, #1
 8009f28:	4413      	add	r3, r2
 8009f2a:	e7e0      	b.n	8009eee <_printf_float+0x192>
 8009f2c:	6823      	ldr	r3, [r4, #0]
 8009f2e:	055a      	lsls	r2, r3, #21
 8009f30:	d407      	bmi.n	8009f42 <_printf_float+0x1e6>
 8009f32:	6923      	ldr	r3, [r4, #16]
 8009f34:	4642      	mov	r2, r8
 8009f36:	4631      	mov	r1, r6
 8009f38:	4628      	mov	r0, r5
 8009f3a:	47b8      	blx	r7
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	d12b      	bne.n	8009f98 <_printf_float+0x23c>
 8009f40:	e767      	b.n	8009e12 <_printf_float+0xb6>
 8009f42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f46:	f240 80dd 	bls.w	800a104 <_printf_float+0x3a8>
 8009f4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f4e:	2200      	movs	r2, #0
 8009f50:	2300      	movs	r3, #0
 8009f52:	f7f6 fdd1 	bl	8000af8 <__aeabi_dcmpeq>
 8009f56:	2800      	cmp	r0, #0
 8009f58:	d033      	beq.n	8009fc2 <_printf_float+0x266>
 8009f5a:	4a37      	ldr	r2, [pc, #220]	@ (800a038 <_printf_float+0x2dc>)
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	4631      	mov	r1, r6
 8009f60:	4628      	mov	r0, r5
 8009f62:	47b8      	blx	r7
 8009f64:	3001      	adds	r0, #1
 8009f66:	f43f af54 	beq.w	8009e12 <_printf_float+0xb6>
 8009f6a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009f6e:	4543      	cmp	r3, r8
 8009f70:	db02      	blt.n	8009f78 <_printf_float+0x21c>
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	07d8      	lsls	r0, r3, #31
 8009f76:	d50f      	bpl.n	8009f98 <_printf_float+0x23c>
 8009f78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f7c:	4631      	mov	r1, r6
 8009f7e:	4628      	mov	r0, r5
 8009f80:	47b8      	blx	r7
 8009f82:	3001      	adds	r0, #1
 8009f84:	f43f af45 	beq.w	8009e12 <_printf_float+0xb6>
 8009f88:	f04f 0900 	mov.w	r9, #0
 8009f8c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009f90:	f104 0a1a 	add.w	sl, r4, #26
 8009f94:	45c8      	cmp	r8, r9
 8009f96:	dc09      	bgt.n	8009fac <_printf_float+0x250>
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	079b      	lsls	r3, r3, #30
 8009f9c:	f100 8103 	bmi.w	800a1a6 <_printf_float+0x44a>
 8009fa0:	68e0      	ldr	r0, [r4, #12]
 8009fa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fa4:	4298      	cmp	r0, r3
 8009fa6:	bfb8      	it	lt
 8009fa8:	4618      	movlt	r0, r3
 8009faa:	e734      	b.n	8009e16 <_printf_float+0xba>
 8009fac:	2301      	movs	r3, #1
 8009fae:	4652      	mov	r2, sl
 8009fb0:	4631      	mov	r1, r6
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	47b8      	blx	r7
 8009fb6:	3001      	adds	r0, #1
 8009fb8:	f43f af2b 	beq.w	8009e12 <_printf_float+0xb6>
 8009fbc:	f109 0901 	add.w	r9, r9, #1
 8009fc0:	e7e8      	b.n	8009f94 <_printf_float+0x238>
 8009fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	dc39      	bgt.n	800a03c <_printf_float+0x2e0>
 8009fc8:	4a1b      	ldr	r2, [pc, #108]	@ (800a038 <_printf_float+0x2dc>)
 8009fca:	2301      	movs	r3, #1
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4628      	mov	r0, r5
 8009fd0:	47b8      	blx	r7
 8009fd2:	3001      	adds	r0, #1
 8009fd4:	f43f af1d 	beq.w	8009e12 <_printf_float+0xb6>
 8009fd8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009fdc:	ea59 0303 	orrs.w	r3, r9, r3
 8009fe0:	d102      	bne.n	8009fe8 <_printf_float+0x28c>
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	07d9      	lsls	r1, r3, #31
 8009fe6:	d5d7      	bpl.n	8009f98 <_printf_float+0x23c>
 8009fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fec:	4631      	mov	r1, r6
 8009fee:	4628      	mov	r0, r5
 8009ff0:	47b8      	blx	r7
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	f43f af0d 	beq.w	8009e12 <_printf_float+0xb6>
 8009ff8:	f04f 0a00 	mov.w	sl, #0
 8009ffc:	f104 0b1a 	add.w	fp, r4, #26
 800a000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a002:	425b      	negs	r3, r3
 800a004:	4553      	cmp	r3, sl
 800a006:	dc01      	bgt.n	800a00c <_printf_float+0x2b0>
 800a008:	464b      	mov	r3, r9
 800a00a:	e793      	b.n	8009f34 <_printf_float+0x1d8>
 800a00c:	2301      	movs	r3, #1
 800a00e:	465a      	mov	r2, fp
 800a010:	4631      	mov	r1, r6
 800a012:	4628      	mov	r0, r5
 800a014:	47b8      	blx	r7
 800a016:	3001      	adds	r0, #1
 800a018:	f43f aefb 	beq.w	8009e12 <_printf_float+0xb6>
 800a01c:	f10a 0a01 	add.w	sl, sl, #1
 800a020:	e7ee      	b.n	800a000 <_printf_float+0x2a4>
 800a022:	bf00      	nop
 800a024:	7fefffff 	.word	0x7fefffff
 800a028:	0800d40c 	.word	0x0800d40c
 800a02c:	0800d410 	.word	0x0800d410
 800a030:	0800d414 	.word	0x0800d414
 800a034:	0800d418 	.word	0x0800d418
 800a038:	0800d41c 	.word	0x0800d41c
 800a03c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a03e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a042:	4553      	cmp	r3, sl
 800a044:	bfa8      	it	ge
 800a046:	4653      	movge	r3, sl
 800a048:	2b00      	cmp	r3, #0
 800a04a:	4699      	mov	r9, r3
 800a04c:	dc36      	bgt.n	800a0bc <_printf_float+0x360>
 800a04e:	f04f 0b00 	mov.w	fp, #0
 800a052:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a056:	f104 021a 	add.w	r2, r4, #26
 800a05a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a05c:	9306      	str	r3, [sp, #24]
 800a05e:	eba3 0309 	sub.w	r3, r3, r9
 800a062:	455b      	cmp	r3, fp
 800a064:	dc31      	bgt.n	800a0ca <_printf_float+0x36e>
 800a066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a068:	459a      	cmp	sl, r3
 800a06a:	dc3a      	bgt.n	800a0e2 <_printf_float+0x386>
 800a06c:	6823      	ldr	r3, [r4, #0]
 800a06e:	07da      	lsls	r2, r3, #31
 800a070:	d437      	bmi.n	800a0e2 <_printf_float+0x386>
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	ebaa 0903 	sub.w	r9, sl, r3
 800a078:	9b06      	ldr	r3, [sp, #24]
 800a07a:	ebaa 0303 	sub.w	r3, sl, r3
 800a07e:	4599      	cmp	r9, r3
 800a080:	bfa8      	it	ge
 800a082:	4699      	movge	r9, r3
 800a084:	f1b9 0f00 	cmp.w	r9, #0
 800a088:	dc33      	bgt.n	800a0f2 <_printf_float+0x396>
 800a08a:	f04f 0800 	mov.w	r8, #0
 800a08e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a092:	f104 0b1a 	add.w	fp, r4, #26
 800a096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a098:	ebaa 0303 	sub.w	r3, sl, r3
 800a09c:	eba3 0309 	sub.w	r3, r3, r9
 800a0a0:	4543      	cmp	r3, r8
 800a0a2:	f77f af79 	ble.w	8009f98 <_printf_float+0x23c>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	465a      	mov	r2, fp
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f aeae 	beq.w	8009e12 <_printf_float+0xb6>
 800a0b6:	f108 0801 	add.w	r8, r8, #1
 800a0ba:	e7ec      	b.n	800a096 <_printf_float+0x33a>
 800a0bc:	4642      	mov	r2, r8
 800a0be:	4631      	mov	r1, r6
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	47b8      	blx	r7
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	d1c2      	bne.n	800a04e <_printf_float+0x2f2>
 800a0c8:	e6a3      	b.n	8009e12 <_printf_float+0xb6>
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	4631      	mov	r1, r6
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	9206      	str	r2, [sp, #24]
 800a0d2:	47b8      	blx	r7
 800a0d4:	3001      	adds	r0, #1
 800a0d6:	f43f ae9c 	beq.w	8009e12 <_printf_float+0xb6>
 800a0da:	9a06      	ldr	r2, [sp, #24]
 800a0dc:	f10b 0b01 	add.w	fp, fp, #1
 800a0e0:	e7bb      	b.n	800a05a <_printf_float+0x2fe>
 800a0e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b8      	blx	r7
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d1c0      	bne.n	800a072 <_printf_float+0x316>
 800a0f0:	e68f      	b.n	8009e12 <_printf_float+0xb6>
 800a0f2:	9a06      	ldr	r2, [sp, #24]
 800a0f4:	464b      	mov	r3, r9
 800a0f6:	4442      	add	r2, r8
 800a0f8:	4631      	mov	r1, r6
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	47b8      	blx	r7
 800a0fe:	3001      	adds	r0, #1
 800a100:	d1c3      	bne.n	800a08a <_printf_float+0x32e>
 800a102:	e686      	b.n	8009e12 <_printf_float+0xb6>
 800a104:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a108:	f1ba 0f01 	cmp.w	sl, #1
 800a10c:	dc01      	bgt.n	800a112 <_printf_float+0x3b6>
 800a10e:	07db      	lsls	r3, r3, #31
 800a110:	d536      	bpl.n	800a180 <_printf_float+0x424>
 800a112:	2301      	movs	r3, #1
 800a114:	4642      	mov	r2, r8
 800a116:	4631      	mov	r1, r6
 800a118:	4628      	mov	r0, r5
 800a11a:	47b8      	blx	r7
 800a11c:	3001      	adds	r0, #1
 800a11e:	f43f ae78 	beq.w	8009e12 <_printf_float+0xb6>
 800a122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a126:	4631      	mov	r1, r6
 800a128:	4628      	mov	r0, r5
 800a12a:	47b8      	blx	r7
 800a12c:	3001      	adds	r0, #1
 800a12e:	f43f ae70 	beq.w	8009e12 <_printf_float+0xb6>
 800a132:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a136:	2200      	movs	r2, #0
 800a138:	2300      	movs	r3, #0
 800a13a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a13e:	f7f6 fcdb 	bl	8000af8 <__aeabi_dcmpeq>
 800a142:	b9c0      	cbnz	r0, 800a176 <_printf_float+0x41a>
 800a144:	4653      	mov	r3, sl
 800a146:	f108 0201 	add.w	r2, r8, #1
 800a14a:	4631      	mov	r1, r6
 800a14c:	4628      	mov	r0, r5
 800a14e:	47b8      	blx	r7
 800a150:	3001      	adds	r0, #1
 800a152:	d10c      	bne.n	800a16e <_printf_float+0x412>
 800a154:	e65d      	b.n	8009e12 <_printf_float+0xb6>
 800a156:	2301      	movs	r3, #1
 800a158:	465a      	mov	r2, fp
 800a15a:	4631      	mov	r1, r6
 800a15c:	4628      	mov	r0, r5
 800a15e:	47b8      	blx	r7
 800a160:	3001      	adds	r0, #1
 800a162:	f43f ae56 	beq.w	8009e12 <_printf_float+0xb6>
 800a166:	f108 0801 	add.w	r8, r8, #1
 800a16a:	45d0      	cmp	r8, sl
 800a16c:	dbf3      	blt.n	800a156 <_printf_float+0x3fa>
 800a16e:	464b      	mov	r3, r9
 800a170:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a174:	e6df      	b.n	8009f36 <_printf_float+0x1da>
 800a176:	f04f 0800 	mov.w	r8, #0
 800a17a:	f104 0b1a 	add.w	fp, r4, #26
 800a17e:	e7f4      	b.n	800a16a <_printf_float+0x40e>
 800a180:	2301      	movs	r3, #1
 800a182:	4642      	mov	r2, r8
 800a184:	e7e1      	b.n	800a14a <_printf_float+0x3ee>
 800a186:	2301      	movs	r3, #1
 800a188:	464a      	mov	r2, r9
 800a18a:	4631      	mov	r1, r6
 800a18c:	4628      	mov	r0, r5
 800a18e:	47b8      	blx	r7
 800a190:	3001      	adds	r0, #1
 800a192:	f43f ae3e 	beq.w	8009e12 <_printf_float+0xb6>
 800a196:	f108 0801 	add.w	r8, r8, #1
 800a19a:	68e3      	ldr	r3, [r4, #12]
 800a19c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a19e:	1a5b      	subs	r3, r3, r1
 800a1a0:	4543      	cmp	r3, r8
 800a1a2:	dcf0      	bgt.n	800a186 <_printf_float+0x42a>
 800a1a4:	e6fc      	b.n	8009fa0 <_printf_float+0x244>
 800a1a6:	f04f 0800 	mov.w	r8, #0
 800a1aa:	f104 0919 	add.w	r9, r4, #25
 800a1ae:	e7f4      	b.n	800a19a <_printf_float+0x43e>

0800a1b0 <_printf_common>:
 800a1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b4:	4616      	mov	r6, r2
 800a1b6:	4698      	mov	r8, r3
 800a1b8:	688a      	ldr	r2, [r1, #8]
 800a1ba:	690b      	ldr	r3, [r1, #16]
 800a1bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	bfb8      	it	lt
 800a1c4:	4613      	movlt	r3, r2
 800a1c6:	6033      	str	r3, [r6, #0]
 800a1c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a1cc:	4607      	mov	r7, r0
 800a1ce:	460c      	mov	r4, r1
 800a1d0:	b10a      	cbz	r2, 800a1d6 <_printf_common+0x26>
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	6033      	str	r3, [r6, #0]
 800a1d6:	6823      	ldr	r3, [r4, #0]
 800a1d8:	0699      	lsls	r1, r3, #26
 800a1da:	bf42      	ittt	mi
 800a1dc:	6833      	ldrmi	r3, [r6, #0]
 800a1de:	3302      	addmi	r3, #2
 800a1e0:	6033      	strmi	r3, [r6, #0]
 800a1e2:	6825      	ldr	r5, [r4, #0]
 800a1e4:	f015 0506 	ands.w	r5, r5, #6
 800a1e8:	d106      	bne.n	800a1f8 <_printf_common+0x48>
 800a1ea:	f104 0a19 	add.w	sl, r4, #25
 800a1ee:	68e3      	ldr	r3, [r4, #12]
 800a1f0:	6832      	ldr	r2, [r6, #0]
 800a1f2:	1a9b      	subs	r3, r3, r2
 800a1f4:	42ab      	cmp	r3, r5
 800a1f6:	dc26      	bgt.n	800a246 <_printf_common+0x96>
 800a1f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a1fc:	6822      	ldr	r2, [r4, #0]
 800a1fe:	3b00      	subs	r3, #0
 800a200:	bf18      	it	ne
 800a202:	2301      	movne	r3, #1
 800a204:	0692      	lsls	r2, r2, #26
 800a206:	d42b      	bmi.n	800a260 <_printf_common+0xb0>
 800a208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a20c:	4641      	mov	r1, r8
 800a20e:	4638      	mov	r0, r7
 800a210:	47c8      	blx	r9
 800a212:	3001      	adds	r0, #1
 800a214:	d01e      	beq.n	800a254 <_printf_common+0xa4>
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	6922      	ldr	r2, [r4, #16]
 800a21a:	f003 0306 	and.w	r3, r3, #6
 800a21e:	2b04      	cmp	r3, #4
 800a220:	bf02      	ittt	eq
 800a222:	68e5      	ldreq	r5, [r4, #12]
 800a224:	6833      	ldreq	r3, [r6, #0]
 800a226:	1aed      	subeq	r5, r5, r3
 800a228:	68a3      	ldr	r3, [r4, #8]
 800a22a:	bf0c      	ite	eq
 800a22c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a230:	2500      	movne	r5, #0
 800a232:	4293      	cmp	r3, r2
 800a234:	bfc4      	itt	gt
 800a236:	1a9b      	subgt	r3, r3, r2
 800a238:	18ed      	addgt	r5, r5, r3
 800a23a:	2600      	movs	r6, #0
 800a23c:	341a      	adds	r4, #26
 800a23e:	42b5      	cmp	r5, r6
 800a240:	d11a      	bne.n	800a278 <_printf_common+0xc8>
 800a242:	2000      	movs	r0, #0
 800a244:	e008      	b.n	800a258 <_printf_common+0xa8>
 800a246:	2301      	movs	r3, #1
 800a248:	4652      	mov	r2, sl
 800a24a:	4641      	mov	r1, r8
 800a24c:	4638      	mov	r0, r7
 800a24e:	47c8      	blx	r9
 800a250:	3001      	adds	r0, #1
 800a252:	d103      	bne.n	800a25c <_printf_common+0xac>
 800a254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a25c:	3501      	adds	r5, #1
 800a25e:	e7c6      	b.n	800a1ee <_printf_common+0x3e>
 800a260:	18e1      	adds	r1, r4, r3
 800a262:	1c5a      	adds	r2, r3, #1
 800a264:	2030      	movs	r0, #48	@ 0x30
 800a266:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a26a:	4422      	add	r2, r4
 800a26c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a274:	3302      	adds	r3, #2
 800a276:	e7c7      	b.n	800a208 <_printf_common+0x58>
 800a278:	2301      	movs	r3, #1
 800a27a:	4622      	mov	r2, r4
 800a27c:	4641      	mov	r1, r8
 800a27e:	4638      	mov	r0, r7
 800a280:	47c8      	blx	r9
 800a282:	3001      	adds	r0, #1
 800a284:	d0e6      	beq.n	800a254 <_printf_common+0xa4>
 800a286:	3601      	adds	r6, #1
 800a288:	e7d9      	b.n	800a23e <_printf_common+0x8e>
	...

0800a28c <_printf_i>:
 800a28c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a290:	7e0f      	ldrb	r7, [r1, #24]
 800a292:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a294:	2f78      	cmp	r7, #120	@ 0x78
 800a296:	4691      	mov	r9, r2
 800a298:	4680      	mov	r8, r0
 800a29a:	460c      	mov	r4, r1
 800a29c:	469a      	mov	sl, r3
 800a29e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a2a2:	d807      	bhi.n	800a2b4 <_printf_i+0x28>
 800a2a4:	2f62      	cmp	r7, #98	@ 0x62
 800a2a6:	d80a      	bhi.n	800a2be <_printf_i+0x32>
 800a2a8:	2f00      	cmp	r7, #0
 800a2aa:	f000 80d2 	beq.w	800a452 <_printf_i+0x1c6>
 800a2ae:	2f58      	cmp	r7, #88	@ 0x58
 800a2b0:	f000 80b9 	beq.w	800a426 <_printf_i+0x19a>
 800a2b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a2bc:	e03a      	b.n	800a334 <_printf_i+0xa8>
 800a2be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a2c2:	2b15      	cmp	r3, #21
 800a2c4:	d8f6      	bhi.n	800a2b4 <_printf_i+0x28>
 800a2c6:	a101      	add	r1, pc, #4	@ (adr r1, 800a2cc <_printf_i+0x40>)
 800a2c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2cc:	0800a325 	.word	0x0800a325
 800a2d0:	0800a339 	.word	0x0800a339
 800a2d4:	0800a2b5 	.word	0x0800a2b5
 800a2d8:	0800a2b5 	.word	0x0800a2b5
 800a2dc:	0800a2b5 	.word	0x0800a2b5
 800a2e0:	0800a2b5 	.word	0x0800a2b5
 800a2e4:	0800a339 	.word	0x0800a339
 800a2e8:	0800a2b5 	.word	0x0800a2b5
 800a2ec:	0800a2b5 	.word	0x0800a2b5
 800a2f0:	0800a2b5 	.word	0x0800a2b5
 800a2f4:	0800a2b5 	.word	0x0800a2b5
 800a2f8:	0800a439 	.word	0x0800a439
 800a2fc:	0800a363 	.word	0x0800a363
 800a300:	0800a3f3 	.word	0x0800a3f3
 800a304:	0800a2b5 	.word	0x0800a2b5
 800a308:	0800a2b5 	.word	0x0800a2b5
 800a30c:	0800a45b 	.word	0x0800a45b
 800a310:	0800a2b5 	.word	0x0800a2b5
 800a314:	0800a363 	.word	0x0800a363
 800a318:	0800a2b5 	.word	0x0800a2b5
 800a31c:	0800a2b5 	.word	0x0800a2b5
 800a320:	0800a3fb 	.word	0x0800a3fb
 800a324:	6833      	ldr	r3, [r6, #0]
 800a326:	1d1a      	adds	r2, r3, #4
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	6032      	str	r2, [r6, #0]
 800a32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a330:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a334:	2301      	movs	r3, #1
 800a336:	e09d      	b.n	800a474 <_printf_i+0x1e8>
 800a338:	6833      	ldr	r3, [r6, #0]
 800a33a:	6820      	ldr	r0, [r4, #0]
 800a33c:	1d19      	adds	r1, r3, #4
 800a33e:	6031      	str	r1, [r6, #0]
 800a340:	0606      	lsls	r6, r0, #24
 800a342:	d501      	bpl.n	800a348 <_printf_i+0xbc>
 800a344:	681d      	ldr	r5, [r3, #0]
 800a346:	e003      	b.n	800a350 <_printf_i+0xc4>
 800a348:	0645      	lsls	r5, r0, #25
 800a34a:	d5fb      	bpl.n	800a344 <_printf_i+0xb8>
 800a34c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a350:	2d00      	cmp	r5, #0
 800a352:	da03      	bge.n	800a35c <_printf_i+0xd0>
 800a354:	232d      	movs	r3, #45	@ 0x2d
 800a356:	426d      	negs	r5, r5
 800a358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a35c:	4859      	ldr	r0, [pc, #356]	@ (800a4c4 <_printf_i+0x238>)
 800a35e:	230a      	movs	r3, #10
 800a360:	e011      	b.n	800a386 <_printf_i+0xfa>
 800a362:	6821      	ldr	r1, [r4, #0]
 800a364:	6833      	ldr	r3, [r6, #0]
 800a366:	0608      	lsls	r0, r1, #24
 800a368:	f853 5b04 	ldr.w	r5, [r3], #4
 800a36c:	d402      	bmi.n	800a374 <_printf_i+0xe8>
 800a36e:	0649      	lsls	r1, r1, #25
 800a370:	bf48      	it	mi
 800a372:	b2ad      	uxthmi	r5, r5
 800a374:	2f6f      	cmp	r7, #111	@ 0x6f
 800a376:	4853      	ldr	r0, [pc, #332]	@ (800a4c4 <_printf_i+0x238>)
 800a378:	6033      	str	r3, [r6, #0]
 800a37a:	bf14      	ite	ne
 800a37c:	230a      	movne	r3, #10
 800a37e:	2308      	moveq	r3, #8
 800a380:	2100      	movs	r1, #0
 800a382:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a386:	6866      	ldr	r6, [r4, #4]
 800a388:	60a6      	str	r6, [r4, #8]
 800a38a:	2e00      	cmp	r6, #0
 800a38c:	bfa2      	ittt	ge
 800a38e:	6821      	ldrge	r1, [r4, #0]
 800a390:	f021 0104 	bicge.w	r1, r1, #4
 800a394:	6021      	strge	r1, [r4, #0]
 800a396:	b90d      	cbnz	r5, 800a39c <_printf_i+0x110>
 800a398:	2e00      	cmp	r6, #0
 800a39a:	d04b      	beq.n	800a434 <_printf_i+0x1a8>
 800a39c:	4616      	mov	r6, r2
 800a39e:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3a2:	fb03 5711 	mls	r7, r3, r1, r5
 800a3a6:	5dc7      	ldrb	r7, [r0, r7]
 800a3a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3ac:	462f      	mov	r7, r5
 800a3ae:	42bb      	cmp	r3, r7
 800a3b0:	460d      	mov	r5, r1
 800a3b2:	d9f4      	bls.n	800a39e <_printf_i+0x112>
 800a3b4:	2b08      	cmp	r3, #8
 800a3b6:	d10b      	bne.n	800a3d0 <_printf_i+0x144>
 800a3b8:	6823      	ldr	r3, [r4, #0]
 800a3ba:	07df      	lsls	r7, r3, #31
 800a3bc:	d508      	bpl.n	800a3d0 <_printf_i+0x144>
 800a3be:	6923      	ldr	r3, [r4, #16]
 800a3c0:	6861      	ldr	r1, [r4, #4]
 800a3c2:	4299      	cmp	r1, r3
 800a3c4:	bfde      	ittt	le
 800a3c6:	2330      	movle	r3, #48	@ 0x30
 800a3c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a3cc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a3d0:	1b92      	subs	r2, r2, r6
 800a3d2:	6122      	str	r2, [r4, #16]
 800a3d4:	f8cd a000 	str.w	sl, [sp]
 800a3d8:	464b      	mov	r3, r9
 800a3da:	aa03      	add	r2, sp, #12
 800a3dc:	4621      	mov	r1, r4
 800a3de:	4640      	mov	r0, r8
 800a3e0:	f7ff fee6 	bl	800a1b0 <_printf_common>
 800a3e4:	3001      	adds	r0, #1
 800a3e6:	d14a      	bne.n	800a47e <_printf_i+0x1f2>
 800a3e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3ec:	b004      	add	sp, #16
 800a3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	f043 0320 	orr.w	r3, r3, #32
 800a3f8:	6023      	str	r3, [r4, #0]
 800a3fa:	4833      	ldr	r0, [pc, #204]	@ (800a4c8 <_printf_i+0x23c>)
 800a3fc:	2778      	movs	r7, #120	@ 0x78
 800a3fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a402:	6823      	ldr	r3, [r4, #0]
 800a404:	6831      	ldr	r1, [r6, #0]
 800a406:	061f      	lsls	r7, r3, #24
 800a408:	f851 5b04 	ldr.w	r5, [r1], #4
 800a40c:	d402      	bmi.n	800a414 <_printf_i+0x188>
 800a40e:	065f      	lsls	r7, r3, #25
 800a410:	bf48      	it	mi
 800a412:	b2ad      	uxthmi	r5, r5
 800a414:	6031      	str	r1, [r6, #0]
 800a416:	07d9      	lsls	r1, r3, #31
 800a418:	bf44      	itt	mi
 800a41a:	f043 0320 	orrmi.w	r3, r3, #32
 800a41e:	6023      	strmi	r3, [r4, #0]
 800a420:	b11d      	cbz	r5, 800a42a <_printf_i+0x19e>
 800a422:	2310      	movs	r3, #16
 800a424:	e7ac      	b.n	800a380 <_printf_i+0xf4>
 800a426:	4827      	ldr	r0, [pc, #156]	@ (800a4c4 <_printf_i+0x238>)
 800a428:	e7e9      	b.n	800a3fe <_printf_i+0x172>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	f023 0320 	bic.w	r3, r3, #32
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	e7f6      	b.n	800a422 <_printf_i+0x196>
 800a434:	4616      	mov	r6, r2
 800a436:	e7bd      	b.n	800a3b4 <_printf_i+0x128>
 800a438:	6833      	ldr	r3, [r6, #0]
 800a43a:	6825      	ldr	r5, [r4, #0]
 800a43c:	6961      	ldr	r1, [r4, #20]
 800a43e:	1d18      	adds	r0, r3, #4
 800a440:	6030      	str	r0, [r6, #0]
 800a442:	062e      	lsls	r6, r5, #24
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	d501      	bpl.n	800a44c <_printf_i+0x1c0>
 800a448:	6019      	str	r1, [r3, #0]
 800a44a:	e002      	b.n	800a452 <_printf_i+0x1c6>
 800a44c:	0668      	lsls	r0, r5, #25
 800a44e:	d5fb      	bpl.n	800a448 <_printf_i+0x1bc>
 800a450:	8019      	strh	r1, [r3, #0]
 800a452:	2300      	movs	r3, #0
 800a454:	6123      	str	r3, [r4, #16]
 800a456:	4616      	mov	r6, r2
 800a458:	e7bc      	b.n	800a3d4 <_printf_i+0x148>
 800a45a:	6833      	ldr	r3, [r6, #0]
 800a45c:	1d1a      	adds	r2, r3, #4
 800a45e:	6032      	str	r2, [r6, #0]
 800a460:	681e      	ldr	r6, [r3, #0]
 800a462:	6862      	ldr	r2, [r4, #4]
 800a464:	2100      	movs	r1, #0
 800a466:	4630      	mov	r0, r6
 800a468:	f7f5 feca 	bl	8000200 <memchr>
 800a46c:	b108      	cbz	r0, 800a472 <_printf_i+0x1e6>
 800a46e:	1b80      	subs	r0, r0, r6
 800a470:	6060      	str	r0, [r4, #4]
 800a472:	6863      	ldr	r3, [r4, #4]
 800a474:	6123      	str	r3, [r4, #16]
 800a476:	2300      	movs	r3, #0
 800a478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a47c:	e7aa      	b.n	800a3d4 <_printf_i+0x148>
 800a47e:	6923      	ldr	r3, [r4, #16]
 800a480:	4632      	mov	r2, r6
 800a482:	4649      	mov	r1, r9
 800a484:	4640      	mov	r0, r8
 800a486:	47d0      	blx	sl
 800a488:	3001      	adds	r0, #1
 800a48a:	d0ad      	beq.n	800a3e8 <_printf_i+0x15c>
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	079b      	lsls	r3, r3, #30
 800a490:	d413      	bmi.n	800a4ba <_printf_i+0x22e>
 800a492:	68e0      	ldr	r0, [r4, #12]
 800a494:	9b03      	ldr	r3, [sp, #12]
 800a496:	4298      	cmp	r0, r3
 800a498:	bfb8      	it	lt
 800a49a:	4618      	movlt	r0, r3
 800a49c:	e7a6      	b.n	800a3ec <_printf_i+0x160>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	4632      	mov	r2, r6
 800a4a2:	4649      	mov	r1, r9
 800a4a4:	4640      	mov	r0, r8
 800a4a6:	47d0      	blx	sl
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d09d      	beq.n	800a3e8 <_printf_i+0x15c>
 800a4ac:	3501      	adds	r5, #1
 800a4ae:	68e3      	ldr	r3, [r4, #12]
 800a4b0:	9903      	ldr	r1, [sp, #12]
 800a4b2:	1a5b      	subs	r3, r3, r1
 800a4b4:	42ab      	cmp	r3, r5
 800a4b6:	dcf2      	bgt.n	800a49e <_printf_i+0x212>
 800a4b8:	e7eb      	b.n	800a492 <_printf_i+0x206>
 800a4ba:	2500      	movs	r5, #0
 800a4bc:	f104 0619 	add.w	r6, r4, #25
 800a4c0:	e7f5      	b.n	800a4ae <_printf_i+0x222>
 800a4c2:	bf00      	nop
 800a4c4:	0800d41e 	.word	0x0800d41e
 800a4c8:	0800d42f 	.word	0x0800d42f

0800a4cc <sniprintf>:
 800a4cc:	b40c      	push	{r2, r3}
 800a4ce:	b530      	push	{r4, r5, lr}
 800a4d0:	4b17      	ldr	r3, [pc, #92]	@ (800a530 <sniprintf+0x64>)
 800a4d2:	1e0c      	subs	r4, r1, #0
 800a4d4:	681d      	ldr	r5, [r3, #0]
 800a4d6:	b09d      	sub	sp, #116	@ 0x74
 800a4d8:	da08      	bge.n	800a4ec <sniprintf+0x20>
 800a4da:	238b      	movs	r3, #139	@ 0x8b
 800a4dc:	602b      	str	r3, [r5, #0]
 800a4de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4e2:	b01d      	add	sp, #116	@ 0x74
 800a4e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4e8:	b002      	add	sp, #8
 800a4ea:	4770      	bx	lr
 800a4ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a4f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a4f4:	bf14      	ite	ne
 800a4f6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a4fa:	4623      	moveq	r3, r4
 800a4fc:	9304      	str	r3, [sp, #16]
 800a4fe:	9307      	str	r3, [sp, #28]
 800a500:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a504:	9002      	str	r0, [sp, #8]
 800a506:	9006      	str	r0, [sp, #24]
 800a508:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a50c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a50e:	ab21      	add	r3, sp, #132	@ 0x84
 800a510:	a902      	add	r1, sp, #8
 800a512:	4628      	mov	r0, r5
 800a514:	9301      	str	r3, [sp, #4]
 800a516:	f001 f84f 	bl	800b5b8 <_svfiprintf_r>
 800a51a:	1c43      	adds	r3, r0, #1
 800a51c:	bfbc      	itt	lt
 800a51e:	238b      	movlt	r3, #139	@ 0x8b
 800a520:	602b      	strlt	r3, [r5, #0]
 800a522:	2c00      	cmp	r4, #0
 800a524:	d0dd      	beq.n	800a4e2 <sniprintf+0x16>
 800a526:	9b02      	ldr	r3, [sp, #8]
 800a528:	2200      	movs	r2, #0
 800a52a:	701a      	strb	r2, [r3, #0]
 800a52c:	e7d9      	b.n	800a4e2 <sniprintf+0x16>
 800a52e:	bf00      	nop
 800a530:	200000cc 	.word	0x200000cc

0800a534 <srand>:
 800a534:	b538      	push	{r3, r4, r5, lr}
 800a536:	4b10      	ldr	r3, [pc, #64]	@ (800a578 <srand+0x44>)
 800a538:	681d      	ldr	r5, [r3, #0]
 800a53a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800a53c:	4604      	mov	r4, r0
 800a53e:	b9b3      	cbnz	r3, 800a56e <srand+0x3a>
 800a540:	2018      	movs	r0, #24
 800a542:	f001 f935 	bl	800b7b0 <malloc>
 800a546:	4602      	mov	r2, r0
 800a548:	6328      	str	r0, [r5, #48]	@ 0x30
 800a54a:	b920      	cbnz	r0, 800a556 <srand+0x22>
 800a54c:	4b0b      	ldr	r3, [pc, #44]	@ (800a57c <srand+0x48>)
 800a54e:	480c      	ldr	r0, [pc, #48]	@ (800a580 <srand+0x4c>)
 800a550:	2146      	movs	r1, #70	@ 0x46
 800a552:	f000 f96b 	bl	800a82c <__assert_func>
 800a556:	490b      	ldr	r1, [pc, #44]	@ (800a584 <srand+0x50>)
 800a558:	4b0b      	ldr	r3, [pc, #44]	@ (800a588 <srand+0x54>)
 800a55a:	e9c0 1300 	strd	r1, r3, [r0]
 800a55e:	4b0b      	ldr	r3, [pc, #44]	@ (800a58c <srand+0x58>)
 800a560:	6083      	str	r3, [r0, #8]
 800a562:	230b      	movs	r3, #11
 800a564:	8183      	strh	r3, [r0, #12]
 800a566:	2100      	movs	r1, #0
 800a568:	2001      	movs	r0, #1
 800a56a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a56e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800a570:	2200      	movs	r2, #0
 800a572:	611c      	str	r4, [r3, #16]
 800a574:	615a      	str	r2, [r3, #20]
 800a576:	bd38      	pop	{r3, r4, r5, pc}
 800a578:	200000cc 	.word	0x200000cc
 800a57c:	0800d440 	.word	0x0800d440
 800a580:	0800d457 	.word	0x0800d457
 800a584:	abcd330e 	.word	0xabcd330e
 800a588:	e66d1234 	.word	0xe66d1234
 800a58c:	0005deec 	.word	0x0005deec

0800a590 <rand>:
 800a590:	4b16      	ldr	r3, [pc, #88]	@ (800a5ec <rand+0x5c>)
 800a592:	b510      	push	{r4, lr}
 800a594:	681c      	ldr	r4, [r3, #0]
 800a596:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a598:	b9b3      	cbnz	r3, 800a5c8 <rand+0x38>
 800a59a:	2018      	movs	r0, #24
 800a59c:	f001 f908 	bl	800b7b0 <malloc>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	6320      	str	r0, [r4, #48]	@ 0x30
 800a5a4:	b920      	cbnz	r0, 800a5b0 <rand+0x20>
 800a5a6:	4b12      	ldr	r3, [pc, #72]	@ (800a5f0 <rand+0x60>)
 800a5a8:	4812      	ldr	r0, [pc, #72]	@ (800a5f4 <rand+0x64>)
 800a5aa:	2152      	movs	r1, #82	@ 0x52
 800a5ac:	f000 f93e 	bl	800a82c <__assert_func>
 800a5b0:	4911      	ldr	r1, [pc, #68]	@ (800a5f8 <rand+0x68>)
 800a5b2:	4b12      	ldr	r3, [pc, #72]	@ (800a5fc <rand+0x6c>)
 800a5b4:	e9c0 1300 	strd	r1, r3, [r0]
 800a5b8:	4b11      	ldr	r3, [pc, #68]	@ (800a600 <rand+0x70>)
 800a5ba:	6083      	str	r3, [r0, #8]
 800a5bc:	230b      	movs	r3, #11
 800a5be:	8183      	strh	r3, [r0, #12]
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	2001      	movs	r0, #1
 800a5c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a5c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a5ca:	480e      	ldr	r0, [pc, #56]	@ (800a604 <rand+0x74>)
 800a5cc:	690b      	ldr	r3, [r1, #16]
 800a5ce:	694c      	ldr	r4, [r1, #20]
 800a5d0:	4a0d      	ldr	r2, [pc, #52]	@ (800a608 <rand+0x78>)
 800a5d2:	4358      	muls	r0, r3
 800a5d4:	fb02 0004 	mla	r0, r2, r4, r0
 800a5d8:	fba3 3202 	umull	r3, r2, r3, r2
 800a5dc:	3301      	adds	r3, #1
 800a5de:	eb40 0002 	adc.w	r0, r0, r2
 800a5e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800a5e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a5ea:	bd10      	pop	{r4, pc}
 800a5ec:	200000cc 	.word	0x200000cc
 800a5f0:	0800d440 	.word	0x0800d440
 800a5f4:	0800d457 	.word	0x0800d457
 800a5f8:	abcd330e 	.word	0xabcd330e
 800a5fc:	e66d1234 	.word	0xe66d1234
 800a600:	0005deec 	.word	0x0005deec
 800a604:	5851f42d 	.word	0x5851f42d
 800a608:	4c957f2d 	.word	0x4c957f2d

0800a60c <std>:
 800a60c:	2300      	movs	r3, #0
 800a60e:	b510      	push	{r4, lr}
 800a610:	4604      	mov	r4, r0
 800a612:	e9c0 3300 	strd	r3, r3, [r0]
 800a616:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a61a:	6083      	str	r3, [r0, #8]
 800a61c:	8181      	strh	r1, [r0, #12]
 800a61e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a620:	81c2      	strh	r2, [r0, #14]
 800a622:	6183      	str	r3, [r0, #24]
 800a624:	4619      	mov	r1, r3
 800a626:	2208      	movs	r2, #8
 800a628:	305c      	adds	r0, #92	@ 0x5c
 800a62a:	f000 f8c4 	bl	800a7b6 <memset>
 800a62e:	4b0d      	ldr	r3, [pc, #52]	@ (800a664 <std+0x58>)
 800a630:	6263      	str	r3, [r4, #36]	@ 0x24
 800a632:	4b0d      	ldr	r3, [pc, #52]	@ (800a668 <std+0x5c>)
 800a634:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a636:	4b0d      	ldr	r3, [pc, #52]	@ (800a66c <std+0x60>)
 800a638:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a63a:	4b0d      	ldr	r3, [pc, #52]	@ (800a670 <std+0x64>)
 800a63c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a63e:	4b0d      	ldr	r3, [pc, #52]	@ (800a674 <std+0x68>)
 800a640:	6224      	str	r4, [r4, #32]
 800a642:	429c      	cmp	r4, r3
 800a644:	d006      	beq.n	800a654 <std+0x48>
 800a646:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a64a:	4294      	cmp	r4, r2
 800a64c:	d002      	beq.n	800a654 <std+0x48>
 800a64e:	33d0      	adds	r3, #208	@ 0xd0
 800a650:	429c      	cmp	r4, r3
 800a652:	d105      	bne.n	800a660 <std+0x54>
 800a654:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a65c:	f000 b8e2 	b.w	800a824 <__retarget_lock_init_recursive>
 800a660:	bd10      	pop	{r4, pc}
 800a662:	bf00      	nop
 800a664:	0800c179 	.word	0x0800c179
 800a668:	0800c19b 	.word	0x0800c19b
 800a66c:	0800c1d3 	.word	0x0800c1d3
 800a670:	0800c1f7 	.word	0x0800c1f7
 800a674:	2000086c 	.word	0x2000086c

0800a678 <stdio_exit_handler>:
 800a678:	4a02      	ldr	r2, [pc, #8]	@ (800a684 <stdio_exit_handler+0xc>)
 800a67a:	4903      	ldr	r1, [pc, #12]	@ (800a688 <stdio_exit_handler+0x10>)
 800a67c:	4803      	ldr	r0, [pc, #12]	@ (800a68c <stdio_exit_handler+0x14>)
 800a67e:	f000 b869 	b.w	800a754 <_fwalk_sglue>
 800a682:	bf00      	nop
 800a684:	200000c0 	.word	0x200000c0
 800a688:	0800ba0d 	.word	0x0800ba0d
 800a68c:	200000d0 	.word	0x200000d0

0800a690 <cleanup_stdio>:
 800a690:	6841      	ldr	r1, [r0, #4]
 800a692:	4b0c      	ldr	r3, [pc, #48]	@ (800a6c4 <cleanup_stdio+0x34>)
 800a694:	4299      	cmp	r1, r3
 800a696:	b510      	push	{r4, lr}
 800a698:	4604      	mov	r4, r0
 800a69a:	d001      	beq.n	800a6a0 <cleanup_stdio+0x10>
 800a69c:	f001 f9b6 	bl	800ba0c <_fflush_r>
 800a6a0:	68a1      	ldr	r1, [r4, #8]
 800a6a2:	4b09      	ldr	r3, [pc, #36]	@ (800a6c8 <cleanup_stdio+0x38>)
 800a6a4:	4299      	cmp	r1, r3
 800a6a6:	d002      	beq.n	800a6ae <cleanup_stdio+0x1e>
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f001 f9af 	bl	800ba0c <_fflush_r>
 800a6ae:	68e1      	ldr	r1, [r4, #12]
 800a6b0:	4b06      	ldr	r3, [pc, #24]	@ (800a6cc <cleanup_stdio+0x3c>)
 800a6b2:	4299      	cmp	r1, r3
 800a6b4:	d004      	beq.n	800a6c0 <cleanup_stdio+0x30>
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6bc:	f001 b9a6 	b.w	800ba0c <_fflush_r>
 800a6c0:	bd10      	pop	{r4, pc}
 800a6c2:	bf00      	nop
 800a6c4:	2000086c 	.word	0x2000086c
 800a6c8:	200008d4 	.word	0x200008d4
 800a6cc:	2000093c 	.word	0x2000093c

0800a6d0 <global_stdio_init.part.0>:
 800a6d0:	b510      	push	{r4, lr}
 800a6d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a700 <global_stdio_init.part.0+0x30>)
 800a6d4:	4c0b      	ldr	r4, [pc, #44]	@ (800a704 <global_stdio_init.part.0+0x34>)
 800a6d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a708 <global_stdio_init.part.0+0x38>)
 800a6d8:	601a      	str	r2, [r3, #0]
 800a6da:	4620      	mov	r0, r4
 800a6dc:	2200      	movs	r2, #0
 800a6de:	2104      	movs	r1, #4
 800a6e0:	f7ff ff94 	bl	800a60c <std>
 800a6e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	2109      	movs	r1, #9
 800a6ec:	f7ff ff8e 	bl	800a60c <std>
 800a6f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a6f4:	2202      	movs	r2, #2
 800a6f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6fa:	2112      	movs	r1, #18
 800a6fc:	f7ff bf86 	b.w	800a60c <std>
 800a700:	200009a4 	.word	0x200009a4
 800a704:	2000086c 	.word	0x2000086c
 800a708:	0800a679 	.word	0x0800a679

0800a70c <__sfp_lock_acquire>:
 800a70c:	4801      	ldr	r0, [pc, #4]	@ (800a714 <__sfp_lock_acquire+0x8>)
 800a70e:	f000 b88a 	b.w	800a826 <__retarget_lock_acquire_recursive>
 800a712:	bf00      	nop
 800a714:	200009a9 	.word	0x200009a9

0800a718 <__sfp_lock_release>:
 800a718:	4801      	ldr	r0, [pc, #4]	@ (800a720 <__sfp_lock_release+0x8>)
 800a71a:	f000 b885 	b.w	800a828 <__retarget_lock_release_recursive>
 800a71e:	bf00      	nop
 800a720:	200009a9 	.word	0x200009a9

0800a724 <__sinit>:
 800a724:	b510      	push	{r4, lr}
 800a726:	4604      	mov	r4, r0
 800a728:	f7ff fff0 	bl	800a70c <__sfp_lock_acquire>
 800a72c:	6a23      	ldr	r3, [r4, #32]
 800a72e:	b11b      	cbz	r3, 800a738 <__sinit+0x14>
 800a730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a734:	f7ff bff0 	b.w	800a718 <__sfp_lock_release>
 800a738:	4b04      	ldr	r3, [pc, #16]	@ (800a74c <__sinit+0x28>)
 800a73a:	6223      	str	r3, [r4, #32]
 800a73c:	4b04      	ldr	r3, [pc, #16]	@ (800a750 <__sinit+0x2c>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d1f5      	bne.n	800a730 <__sinit+0xc>
 800a744:	f7ff ffc4 	bl	800a6d0 <global_stdio_init.part.0>
 800a748:	e7f2      	b.n	800a730 <__sinit+0xc>
 800a74a:	bf00      	nop
 800a74c:	0800a691 	.word	0x0800a691
 800a750:	200009a4 	.word	0x200009a4

0800a754 <_fwalk_sglue>:
 800a754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a758:	4607      	mov	r7, r0
 800a75a:	4688      	mov	r8, r1
 800a75c:	4614      	mov	r4, r2
 800a75e:	2600      	movs	r6, #0
 800a760:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a764:	f1b9 0901 	subs.w	r9, r9, #1
 800a768:	d505      	bpl.n	800a776 <_fwalk_sglue+0x22>
 800a76a:	6824      	ldr	r4, [r4, #0]
 800a76c:	2c00      	cmp	r4, #0
 800a76e:	d1f7      	bne.n	800a760 <_fwalk_sglue+0xc>
 800a770:	4630      	mov	r0, r6
 800a772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a776:	89ab      	ldrh	r3, [r5, #12]
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d907      	bls.n	800a78c <_fwalk_sglue+0x38>
 800a77c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a780:	3301      	adds	r3, #1
 800a782:	d003      	beq.n	800a78c <_fwalk_sglue+0x38>
 800a784:	4629      	mov	r1, r5
 800a786:	4638      	mov	r0, r7
 800a788:	47c0      	blx	r8
 800a78a:	4306      	orrs	r6, r0
 800a78c:	3568      	adds	r5, #104	@ 0x68
 800a78e:	e7e9      	b.n	800a764 <_fwalk_sglue+0x10>

0800a790 <strncat>:
 800a790:	b530      	push	{r4, r5, lr}
 800a792:	4604      	mov	r4, r0
 800a794:	7825      	ldrb	r5, [r4, #0]
 800a796:	4623      	mov	r3, r4
 800a798:	3401      	adds	r4, #1
 800a79a:	2d00      	cmp	r5, #0
 800a79c:	d1fa      	bne.n	800a794 <strncat+0x4>
 800a79e:	3a01      	subs	r2, #1
 800a7a0:	d304      	bcc.n	800a7ac <strncat+0x1c>
 800a7a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7a6:	f803 4b01 	strb.w	r4, [r3], #1
 800a7aa:	b904      	cbnz	r4, 800a7ae <strncat+0x1e>
 800a7ac:	bd30      	pop	{r4, r5, pc}
 800a7ae:	2a00      	cmp	r2, #0
 800a7b0:	d1f5      	bne.n	800a79e <strncat+0xe>
 800a7b2:	701a      	strb	r2, [r3, #0]
 800a7b4:	e7f3      	b.n	800a79e <strncat+0xe>

0800a7b6 <memset>:
 800a7b6:	4402      	add	r2, r0
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d100      	bne.n	800a7c0 <memset+0xa>
 800a7be:	4770      	bx	lr
 800a7c0:	f803 1b01 	strb.w	r1, [r3], #1
 800a7c4:	e7f9      	b.n	800a7ba <memset+0x4>
	...

0800a7c8 <_localeconv_r>:
 800a7c8:	4800      	ldr	r0, [pc, #0]	@ (800a7cc <_localeconv_r+0x4>)
 800a7ca:	4770      	bx	lr
 800a7cc:	2000020c 	.word	0x2000020c

0800a7d0 <__errno>:
 800a7d0:	4b01      	ldr	r3, [pc, #4]	@ (800a7d8 <__errno+0x8>)
 800a7d2:	6818      	ldr	r0, [r3, #0]
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	200000cc 	.word	0x200000cc

0800a7dc <__libc_init_array>:
 800a7dc:	b570      	push	{r4, r5, r6, lr}
 800a7de:	4d0d      	ldr	r5, [pc, #52]	@ (800a814 <__libc_init_array+0x38>)
 800a7e0:	4c0d      	ldr	r4, [pc, #52]	@ (800a818 <__libc_init_array+0x3c>)
 800a7e2:	1b64      	subs	r4, r4, r5
 800a7e4:	10a4      	asrs	r4, r4, #2
 800a7e6:	2600      	movs	r6, #0
 800a7e8:	42a6      	cmp	r6, r4
 800a7ea:	d109      	bne.n	800a800 <__libc_init_array+0x24>
 800a7ec:	4d0b      	ldr	r5, [pc, #44]	@ (800a81c <__libc_init_array+0x40>)
 800a7ee:	4c0c      	ldr	r4, [pc, #48]	@ (800a820 <__libc_init_array+0x44>)
 800a7f0:	f002 f8f0 	bl	800c9d4 <_init>
 800a7f4:	1b64      	subs	r4, r4, r5
 800a7f6:	10a4      	asrs	r4, r4, #2
 800a7f8:	2600      	movs	r6, #0
 800a7fa:	42a6      	cmp	r6, r4
 800a7fc:	d105      	bne.n	800a80a <__libc_init_array+0x2e>
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	f855 3b04 	ldr.w	r3, [r5], #4
 800a804:	4798      	blx	r3
 800a806:	3601      	adds	r6, #1
 800a808:	e7ee      	b.n	800a7e8 <__libc_init_array+0xc>
 800a80a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a80e:	4798      	blx	r3
 800a810:	3601      	adds	r6, #1
 800a812:	e7f2      	b.n	800a7fa <__libc_init_array+0x1e>
 800a814:	0800d7dc 	.word	0x0800d7dc
 800a818:	0800d7dc 	.word	0x0800d7dc
 800a81c:	0800d7dc 	.word	0x0800d7dc
 800a820:	0800d7e0 	.word	0x0800d7e0

0800a824 <__retarget_lock_init_recursive>:
 800a824:	4770      	bx	lr

0800a826 <__retarget_lock_acquire_recursive>:
 800a826:	4770      	bx	lr

0800a828 <__retarget_lock_release_recursive>:
 800a828:	4770      	bx	lr
	...

0800a82c <__assert_func>:
 800a82c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a82e:	4614      	mov	r4, r2
 800a830:	461a      	mov	r2, r3
 800a832:	4b09      	ldr	r3, [pc, #36]	@ (800a858 <__assert_func+0x2c>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4605      	mov	r5, r0
 800a838:	68d8      	ldr	r0, [r3, #12]
 800a83a:	b954      	cbnz	r4, 800a852 <__assert_func+0x26>
 800a83c:	4b07      	ldr	r3, [pc, #28]	@ (800a85c <__assert_func+0x30>)
 800a83e:	461c      	mov	r4, r3
 800a840:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a844:	9100      	str	r1, [sp, #0]
 800a846:	462b      	mov	r3, r5
 800a848:	4905      	ldr	r1, [pc, #20]	@ (800a860 <__assert_func+0x34>)
 800a84a:	f001 fcd9 	bl	800c200 <fiprintf>
 800a84e:	f001 fd95 	bl	800c37c <abort>
 800a852:	4b04      	ldr	r3, [pc, #16]	@ (800a864 <__assert_func+0x38>)
 800a854:	e7f4      	b.n	800a840 <__assert_func+0x14>
 800a856:	bf00      	nop
 800a858:	200000cc 	.word	0x200000cc
 800a85c:	0800d4ea 	.word	0x0800d4ea
 800a860:	0800d4bc 	.word	0x0800d4bc
 800a864:	0800d4af 	.word	0x0800d4af

0800a868 <quorem>:
 800a868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86c:	6903      	ldr	r3, [r0, #16]
 800a86e:	690c      	ldr	r4, [r1, #16]
 800a870:	42a3      	cmp	r3, r4
 800a872:	4607      	mov	r7, r0
 800a874:	db7e      	blt.n	800a974 <quorem+0x10c>
 800a876:	3c01      	subs	r4, #1
 800a878:	f101 0814 	add.w	r8, r1, #20
 800a87c:	00a3      	lsls	r3, r4, #2
 800a87e:	f100 0514 	add.w	r5, r0, #20
 800a882:	9300      	str	r3, [sp, #0]
 800a884:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a888:	9301      	str	r3, [sp, #4]
 800a88a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a88e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a892:	3301      	adds	r3, #1
 800a894:	429a      	cmp	r2, r3
 800a896:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a89a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a89e:	d32e      	bcc.n	800a8fe <quorem+0x96>
 800a8a0:	f04f 0a00 	mov.w	sl, #0
 800a8a4:	46c4      	mov	ip, r8
 800a8a6:	46ae      	mov	lr, r5
 800a8a8:	46d3      	mov	fp, sl
 800a8aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8ae:	b298      	uxth	r0, r3
 800a8b0:	fb06 a000 	mla	r0, r6, r0, sl
 800a8b4:	0c02      	lsrs	r2, r0, #16
 800a8b6:	0c1b      	lsrs	r3, r3, #16
 800a8b8:	fb06 2303 	mla	r3, r6, r3, r2
 800a8bc:	f8de 2000 	ldr.w	r2, [lr]
 800a8c0:	b280      	uxth	r0, r0
 800a8c2:	b292      	uxth	r2, r2
 800a8c4:	1a12      	subs	r2, r2, r0
 800a8c6:	445a      	add	r2, fp
 800a8c8:	f8de 0000 	ldr.w	r0, [lr]
 800a8cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a8d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a8da:	b292      	uxth	r2, r2
 800a8dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8e0:	45e1      	cmp	r9, ip
 800a8e2:	f84e 2b04 	str.w	r2, [lr], #4
 800a8e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8ea:	d2de      	bcs.n	800a8aa <quorem+0x42>
 800a8ec:	9b00      	ldr	r3, [sp, #0]
 800a8ee:	58eb      	ldr	r3, [r5, r3]
 800a8f0:	b92b      	cbnz	r3, 800a8fe <quorem+0x96>
 800a8f2:	9b01      	ldr	r3, [sp, #4]
 800a8f4:	3b04      	subs	r3, #4
 800a8f6:	429d      	cmp	r5, r3
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	d32f      	bcc.n	800a95c <quorem+0xf4>
 800a8fc:	613c      	str	r4, [r7, #16]
 800a8fe:	4638      	mov	r0, r7
 800a900:	f001 fb32 	bl	800bf68 <__mcmp>
 800a904:	2800      	cmp	r0, #0
 800a906:	db25      	blt.n	800a954 <quorem+0xec>
 800a908:	4629      	mov	r1, r5
 800a90a:	2000      	movs	r0, #0
 800a90c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a910:	f8d1 c000 	ldr.w	ip, [r1]
 800a914:	fa1f fe82 	uxth.w	lr, r2
 800a918:	fa1f f38c 	uxth.w	r3, ip
 800a91c:	eba3 030e 	sub.w	r3, r3, lr
 800a920:	4403      	add	r3, r0
 800a922:	0c12      	lsrs	r2, r2, #16
 800a924:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a928:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a932:	45c1      	cmp	r9, r8
 800a934:	f841 3b04 	str.w	r3, [r1], #4
 800a938:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a93c:	d2e6      	bcs.n	800a90c <quorem+0xa4>
 800a93e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a946:	b922      	cbnz	r2, 800a952 <quorem+0xea>
 800a948:	3b04      	subs	r3, #4
 800a94a:	429d      	cmp	r5, r3
 800a94c:	461a      	mov	r2, r3
 800a94e:	d30b      	bcc.n	800a968 <quorem+0x100>
 800a950:	613c      	str	r4, [r7, #16]
 800a952:	3601      	adds	r6, #1
 800a954:	4630      	mov	r0, r6
 800a956:	b003      	add	sp, #12
 800a958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a95c:	6812      	ldr	r2, [r2, #0]
 800a95e:	3b04      	subs	r3, #4
 800a960:	2a00      	cmp	r2, #0
 800a962:	d1cb      	bne.n	800a8fc <quorem+0x94>
 800a964:	3c01      	subs	r4, #1
 800a966:	e7c6      	b.n	800a8f6 <quorem+0x8e>
 800a968:	6812      	ldr	r2, [r2, #0]
 800a96a:	3b04      	subs	r3, #4
 800a96c:	2a00      	cmp	r2, #0
 800a96e:	d1ef      	bne.n	800a950 <quorem+0xe8>
 800a970:	3c01      	subs	r4, #1
 800a972:	e7ea      	b.n	800a94a <quorem+0xe2>
 800a974:	2000      	movs	r0, #0
 800a976:	e7ee      	b.n	800a956 <quorem+0xee>

0800a978 <_dtoa_r>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	69c7      	ldr	r7, [r0, #28]
 800a97e:	b099      	sub	sp, #100	@ 0x64
 800a980:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a984:	ec55 4b10 	vmov	r4, r5, d0
 800a988:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a98a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a98c:	4683      	mov	fp, r0
 800a98e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a990:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a992:	b97f      	cbnz	r7, 800a9b4 <_dtoa_r+0x3c>
 800a994:	2010      	movs	r0, #16
 800a996:	f000 ff0b 	bl	800b7b0 <malloc>
 800a99a:	4602      	mov	r2, r0
 800a99c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a9a0:	b920      	cbnz	r0, 800a9ac <_dtoa_r+0x34>
 800a9a2:	4ba7      	ldr	r3, [pc, #668]	@ (800ac40 <_dtoa_r+0x2c8>)
 800a9a4:	21ef      	movs	r1, #239	@ 0xef
 800a9a6:	48a7      	ldr	r0, [pc, #668]	@ (800ac44 <_dtoa_r+0x2cc>)
 800a9a8:	f7ff ff40 	bl	800a82c <__assert_func>
 800a9ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a9b0:	6007      	str	r7, [r0, #0]
 800a9b2:	60c7      	str	r7, [r0, #12]
 800a9b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9b8:	6819      	ldr	r1, [r3, #0]
 800a9ba:	b159      	cbz	r1, 800a9d4 <_dtoa_r+0x5c>
 800a9bc:	685a      	ldr	r2, [r3, #4]
 800a9be:	604a      	str	r2, [r1, #4]
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	4093      	lsls	r3, r2
 800a9c4:	608b      	str	r3, [r1, #8]
 800a9c6:	4658      	mov	r0, fp
 800a9c8:	f001 f894 	bl	800baf4 <_Bfree>
 800a9cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	601a      	str	r2, [r3, #0]
 800a9d4:	1e2b      	subs	r3, r5, #0
 800a9d6:	bfb9      	ittee	lt
 800a9d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9dc:	9303      	strlt	r3, [sp, #12]
 800a9de:	2300      	movge	r3, #0
 800a9e0:	6033      	strge	r3, [r6, #0]
 800a9e2:	9f03      	ldr	r7, [sp, #12]
 800a9e4:	4b98      	ldr	r3, [pc, #608]	@ (800ac48 <_dtoa_r+0x2d0>)
 800a9e6:	bfbc      	itt	lt
 800a9e8:	2201      	movlt	r2, #1
 800a9ea:	6032      	strlt	r2, [r6, #0]
 800a9ec:	43bb      	bics	r3, r7
 800a9ee:	d112      	bne.n	800aa16 <_dtoa_r+0x9e>
 800a9f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a9f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9f6:	6013      	str	r3, [r2, #0]
 800a9f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9fc:	4323      	orrs	r3, r4
 800a9fe:	f000 854d 	beq.w	800b49c <_dtoa_r+0xb24>
 800aa02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ac5c <_dtoa_r+0x2e4>
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 854f 	beq.w	800b4ac <_dtoa_r+0xb34>
 800aa0e:	f10a 0303 	add.w	r3, sl, #3
 800aa12:	f000 bd49 	b.w	800b4a8 <_dtoa_r+0xb30>
 800aa16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	ec51 0b17 	vmov	r0, r1, d7
 800aa20:	2300      	movs	r3, #0
 800aa22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800aa26:	f7f6 f867 	bl	8000af8 <__aeabi_dcmpeq>
 800aa2a:	4680      	mov	r8, r0
 800aa2c:	b158      	cbz	r0, 800aa46 <_dtoa_r+0xce>
 800aa2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aa30:	2301      	movs	r3, #1
 800aa32:	6013      	str	r3, [r2, #0]
 800aa34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa36:	b113      	cbz	r3, 800aa3e <_dtoa_r+0xc6>
 800aa38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aa3a:	4b84      	ldr	r3, [pc, #528]	@ (800ac4c <_dtoa_r+0x2d4>)
 800aa3c:	6013      	str	r3, [r2, #0]
 800aa3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ac60 <_dtoa_r+0x2e8>
 800aa42:	f000 bd33 	b.w	800b4ac <_dtoa_r+0xb34>
 800aa46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aa4a:	aa16      	add	r2, sp, #88	@ 0x58
 800aa4c:	a917      	add	r1, sp, #92	@ 0x5c
 800aa4e:	4658      	mov	r0, fp
 800aa50:	f001 fb3a 	bl	800c0c8 <__d2b>
 800aa54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aa58:	4681      	mov	r9, r0
 800aa5a:	2e00      	cmp	r6, #0
 800aa5c:	d077      	beq.n	800ab4e <_dtoa_r+0x1d6>
 800aa5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800aa64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa78:	4619      	mov	r1, r3
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	4b74      	ldr	r3, [pc, #464]	@ (800ac50 <_dtoa_r+0x2d8>)
 800aa7e:	f7f5 fc1b 	bl	80002b8 <__aeabi_dsub>
 800aa82:	a369      	add	r3, pc, #420	@ (adr r3, 800ac28 <_dtoa_r+0x2b0>)
 800aa84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa88:	f7f5 fdce 	bl	8000628 <__aeabi_dmul>
 800aa8c:	a368      	add	r3, pc, #416	@ (adr r3, 800ac30 <_dtoa_r+0x2b8>)
 800aa8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa92:	f7f5 fc13 	bl	80002bc <__adddf3>
 800aa96:	4604      	mov	r4, r0
 800aa98:	4630      	mov	r0, r6
 800aa9a:	460d      	mov	r5, r1
 800aa9c:	f7f5 fd5a 	bl	8000554 <__aeabi_i2d>
 800aaa0:	a365      	add	r3, pc, #404	@ (adr r3, 800ac38 <_dtoa_r+0x2c0>)
 800aaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa6:	f7f5 fdbf 	bl	8000628 <__aeabi_dmul>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	4620      	mov	r0, r4
 800aab0:	4629      	mov	r1, r5
 800aab2:	f7f5 fc03 	bl	80002bc <__adddf3>
 800aab6:	4604      	mov	r4, r0
 800aab8:	460d      	mov	r5, r1
 800aaba:	f7f6 f865 	bl	8000b88 <__aeabi_d2iz>
 800aabe:	2200      	movs	r2, #0
 800aac0:	4607      	mov	r7, r0
 800aac2:	2300      	movs	r3, #0
 800aac4:	4620      	mov	r0, r4
 800aac6:	4629      	mov	r1, r5
 800aac8:	f7f6 f820 	bl	8000b0c <__aeabi_dcmplt>
 800aacc:	b140      	cbz	r0, 800aae0 <_dtoa_r+0x168>
 800aace:	4638      	mov	r0, r7
 800aad0:	f7f5 fd40 	bl	8000554 <__aeabi_i2d>
 800aad4:	4622      	mov	r2, r4
 800aad6:	462b      	mov	r3, r5
 800aad8:	f7f6 f80e 	bl	8000af8 <__aeabi_dcmpeq>
 800aadc:	b900      	cbnz	r0, 800aae0 <_dtoa_r+0x168>
 800aade:	3f01      	subs	r7, #1
 800aae0:	2f16      	cmp	r7, #22
 800aae2:	d851      	bhi.n	800ab88 <_dtoa_r+0x210>
 800aae4:	4b5b      	ldr	r3, [pc, #364]	@ (800ac54 <_dtoa_r+0x2dc>)
 800aae6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aaea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaf2:	f7f6 f80b 	bl	8000b0c <__aeabi_dcmplt>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d048      	beq.n	800ab8c <_dtoa_r+0x214>
 800aafa:	3f01      	subs	r7, #1
 800aafc:	2300      	movs	r3, #0
 800aafe:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ab02:	1b9b      	subs	r3, r3, r6
 800ab04:	1e5a      	subs	r2, r3, #1
 800ab06:	bf44      	itt	mi
 800ab08:	f1c3 0801 	rsbmi	r8, r3, #1
 800ab0c:	2300      	movmi	r3, #0
 800ab0e:	9208      	str	r2, [sp, #32]
 800ab10:	bf54      	ite	pl
 800ab12:	f04f 0800 	movpl.w	r8, #0
 800ab16:	9308      	strmi	r3, [sp, #32]
 800ab18:	2f00      	cmp	r7, #0
 800ab1a:	db39      	blt.n	800ab90 <_dtoa_r+0x218>
 800ab1c:	9b08      	ldr	r3, [sp, #32]
 800ab1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ab20:	443b      	add	r3, r7
 800ab22:	9308      	str	r3, [sp, #32]
 800ab24:	2300      	movs	r3, #0
 800ab26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab2a:	2b09      	cmp	r3, #9
 800ab2c:	d864      	bhi.n	800abf8 <_dtoa_r+0x280>
 800ab2e:	2b05      	cmp	r3, #5
 800ab30:	bfc4      	itt	gt
 800ab32:	3b04      	subgt	r3, #4
 800ab34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ab36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab38:	f1a3 0302 	sub.w	r3, r3, #2
 800ab3c:	bfcc      	ite	gt
 800ab3e:	2400      	movgt	r4, #0
 800ab40:	2401      	movle	r4, #1
 800ab42:	2b03      	cmp	r3, #3
 800ab44:	d863      	bhi.n	800ac0e <_dtoa_r+0x296>
 800ab46:	e8df f003 	tbb	[pc, r3]
 800ab4a:	372a      	.short	0x372a
 800ab4c:	5535      	.short	0x5535
 800ab4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ab52:	441e      	add	r6, r3
 800ab54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab58:	2b20      	cmp	r3, #32
 800ab5a:	bfc1      	itttt	gt
 800ab5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab60:	409f      	lslgt	r7, r3
 800ab62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab6a:	bfd6      	itet	le
 800ab6c:	f1c3 0320 	rsble	r3, r3, #32
 800ab70:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab74:	fa04 f003 	lslle.w	r0, r4, r3
 800ab78:	f7f5 fcdc 	bl	8000534 <__aeabi_ui2d>
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab82:	3e01      	subs	r6, #1
 800ab84:	9214      	str	r2, [sp, #80]	@ 0x50
 800ab86:	e777      	b.n	800aa78 <_dtoa_r+0x100>
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e7b8      	b.n	800aafe <_dtoa_r+0x186>
 800ab8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ab8e:	e7b7      	b.n	800ab00 <_dtoa_r+0x188>
 800ab90:	427b      	negs	r3, r7
 800ab92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab94:	2300      	movs	r3, #0
 800ab96:	eba8 0807 	sub.w	r8, r8, r7
 800ab9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab9c:	e7c4      	b.n	800ab28 <_dtoa_r+0x1b0>
 800ab9e:	2300      	movs	r3, #0
 800aba0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aba2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	dc35      	bgt.n	800ac14 <_dtoa_r+0x29c>
 800aba8:	2301      	movs	r3, #1
 800abaa:	9300      	str	r3, [sp, #0]
 800abac:	9307      	str	r3, [sp, #28]
 800abae:	461a      	mov	r2, r3
 800abb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800abb2:	e00b      	b.n	800abcc <_dtoa_r+0x254>
 800abb4:	2301      	movs	r3, #1
 800abb6:	e7f3      	b.n	800aba0 <_dtoa_r+0x228>
 800abb8:	2300      	movs	r3, #0
 800abba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abbe:	18fb      	adds	r3, r7, r3
 800abc0:	9300      	str	r3, [sp, #0]
 800abc2:	3301      	adds	r3, #1
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	9307      	str	r3, [sp, #28]
 800abc8:	bfb8      	it	lt
 800abca:	2301      	movlt	r3, #1
 800abcc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800abd0:	2100      	movs	r1, #0
 800abd2:	2204      	movs	r2, #4
 800abd4:	f102 0514 	add.w	r5, r2, #20
 800abd8:	429d      	cmp	r5, r3
 800abda:	d91f      	bls.n	800ac1c <_dtoa_r+0x2a4>
 800abdc:	6041      	str	r1, [r0, #4]
 800abde:	4658      	mov	r0, fp
 800abe0:	f000 ff48 	bl	800ba74 <_Balloc>
 800abe4:	4682      	mov	sl, r0
 800abe6:	2800      	cmp	r0, #0
 800abe8:	d13c      	bne.n	800ac64 <_dtoa_r+0x2ec>
 800abea:	4b1b      	ldr	r3, [pc, #108]	@ (800ac58 <_dtoa_r+0x2e0>)
 800abec:	4602      	mov	r2, r0
 800abee:	f240 11af 	movw	r1, #431	@ 0x1af
 800abf2:	e6d8      	b.n	800a9a6 <_dtoa_r+0x2e>
 800abf4:	2301      	movs	r3, #1
 800abf6:	e7e0      	b.n	800abba <_dtoa_r+0x242>
 800abf8:	2401      	movs	r4, #1
 800abfa:	2300      	movs	r3, #0
 800abfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ac00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac04:	9300      	str	r3, [sp, #0]
 800ac06:	9307      	str	r3, [sp, #28]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	2312      	movs	r3, #18
 800ac0c:	e7d0      	b.n	800abb0 <_dtoa_r+0x238>
 800ac0e:	2301      	movs	r3, #1
 800ac10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac12:	e7f5      	b.n	800ac00 <_dtoa_r+0x288>
 800ac14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac16:	9300      	str	r3, [sp, #0]
 800ac18:	9307      	str	r3, [sp, #28]
 800ac1a:	e7d7      	b.n	800abcc <_dtoa_r+0x254>
 800ac1c:	3101      	adds	r1, #1
 800ac1e:	0052      	lsls	r2, r2, #1
 800ac20:	e7d8      	b.n	800abd4 <_dtoa_r+0x25c>
 800ac22:	bf00      	nop
 800ac24:	f3af 8000 	nop.w
 800ac28:	636f4361 	.word	0x636f4361
 800ac2c:	3fd287a7 	.word	0x3fd287a7
 800ac30:	8b60c8b3 	.word	0x8b60c8b3
 800ac34:	3fc68a28 	.word	0x3fc68a28
 800ac38:	509f79fb 	.word	0x509f79fb
 800ac3c:	3fd34413 	.word	0x3fd34413
 800ac40:	0800d440 	.word	0x0800d440
 800ac44:	0800d4f8 	.word	0x0800d4f8
 800ac48:	7ff00000 	.word	0x7ff00000
 800ac4c:	0800d41d 	.word	0x0800d41d
 800ac50:	3ff80000 	.word	0x3ff80000
 800ac54:	0800d600 	.word	0x0800d600
 800ac58:	0800d550 	.word	0x0800d550
 800ac5c:	0800d4f4 	.word	0x0800d4f4
 800ac60:	0800d41c 	.word	0x0800d41c
 800ac64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ac68:	6018      	str	r0, [r3, #0]
 800ac6a:	9b07      	ldr	r3, [sp, #28]
 800ac6c:	2b0e      	cmp	r3, #14
 800ac6e:	f200 80a4 	bhi.w	800adba <_dtoa_r+0x442>
 800ac72:	2c00      	cmp	r4, #0
 800ac74:	f000 80a1 	beq.w	800adba <_dtoa_r+0x442>
 800ac78:	2f00      	cmp	r7, #0
 800ac7a:	dd33      	ble.n	800ace4 <_dtoa_r+0x36c>
 800ac7c:	4bad      	ldr	r3, [pc, #692]	@ (800af34 <_dtoa_r+0x5bc>)
 800ac7e:	f007 020f 	and.w	r2, r7, #15
 800ac82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac86:	ed93 7b00 	vldr	d7, [r3]
 800ac8a:	05f8      	lsls	r0, r7, #23
 800ac8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ac90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac94:	d516      	bpl.n	800acc4 <_dtoa_r+0x34c>
 800ac96:	4ba8      	ldr	r3, [pc, #672]	@ (800af38 <_dtoa_r+0x5c0>)
 800ac98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aca0:	f7f5 fdec 	bl	800087c <__aeabi_ddiv>
 800aca4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aca8:	f004 040f 	and.w	r4, r4, #15
 800acac:	2603      	movs	r6, #3
 800acae:	4da2      	ldr	r5, [pc, #648]	@ (800af38 <_dtoa_r+0x5c0>)
 800acb0:	b954      	cbnz	r4, 800acc8 <_dtoa_r+0x350>
 800acb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acba:	f7f5 fddf 	bl	800087c <__aeabi_ddiv>
 800acbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acc2:	e028      	b.n	800ad16 <_dtoa_r+0x39e>
 800acc4:	2602      	movs	r6, #2
 800acc6:	e7f2      	b.n	800acae <_dtoa_r+0x336>
 800acc8:	07e1      	lsls	r1, r4, #31
 800acca:	d508      	bpl.n	800acde <_dtoa_r+0x366>
 800accc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acd4:	f7f5 fca8 	bl	8000628 <__aeabi_dmul>
 800acd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acdc:	3601      	adds	r6, #1
 800acde:	1064      	asrs	r4, r4, #1
 800ace0:	3508      	adds	r5, #8
 800ace2:	e7e5      	b.n	800acb0 <_dtoa_r+0x338>
 800ace4:	f000 80d2 	beq.w	800ae8c <_dtoa_r+0x514>
 800ace8:	427c      	negs	r4, r7
 800acea:	4b92      	ldr	r3, [pc, #584]	@ (800af34 <_dtoa_r+0x5bc>)
 800acec:	4d92      	ldr	r5, [pc, #584]	@ (800af38 <_dtoa_r+0x5c0>)
 800acee:	f004 020f 	and.w	r2, r4, #15
 800acf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acfe:	f7f5 fc93 	bl	8000628 <__aeabi_dmul>
 800ad02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad06:	1124      	asrs	r4, r4, #4
 800ad08:	2300      	movs	r3, #0
 800ad0a:	2602      	movs	r6, #2
 800ad0c:	2c00      	cmp	r4, #0
 800ad0e:	f040 80b2 	bne.w	800ae76 <_dtoa_r+0x4fe>
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d1d3      	bne.n	800acbe <_dtoa_r+0x346>
 800ad16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ad18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f000 80b7 	beq.w	800ae90 <_dtoa_r+0x518>
 800ad22:	4b86      	ldr	r3, [pc, #536]	@ (800af3c <_dtoa_r+0x5c4>)
 800ad24:	2200      	movs	r2, #0
 800ad26:	4620      	mov	r0, r4
 800ad28:	4629      	mov	r1, r5
 800ad2a:	f7f5 feef 	bl	8000b0c <__aeabi_dcmplt>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	f000 80ae 	beq.w	800ae90 <_dtoa_r+0x518>
 800ad34:	9b07      	ldr	r3, [sp, #28]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	f000 80aa 	beq.w	800ae90 <_dtoa_r+0x518>
 800ad3c:	9b00      	ldr	r3, [sp, #0]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	dd37      	ble.n	800adb2 <_dtoa_r+0x43a>
 800ad42:	1e7b      	subs	r3, r7, #1
 800ad44:	9304      	str	r3, [sp, #16]
 800ad46:	4620      	mov	r0, r4
 800ad48:	4b7d      	ldr	r3, [pc, #500]	@ (800af40 <_dtoa_r+0x5c8>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	f7f5 fc6b 	bl	8000628 <__aeabi_dmul>
 800ad52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad56:	9c00      	ldr	r4, [sp, #0]
 800ad58:	3601      	adds	r6, #1
 800ad5a:	4630      	mov	r0, r6
 800ad5c:	f7f5 fbfa 	bl	8000554 <__aeabi_i2d>
 800ad60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad64:	f7f5 fc60 	bl	8000628 <__aeabi_dmul>
 800ad68:	4b76      	ldr	r3, [pc, #472]	@ (800af44 <_dtoa_r+0x5cc>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	f7f5 faa6 	bl	80002bc <__adddf3>
 800ad70:	4605      	mov	r5, r0
 800ad72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad76:	2c00      	cmp	r4, #0
 800ad78:	f040 808d 	bne.w	800ae96 <_dtoa_r+0x51e>
 800ad7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad80:	4b71      	ldr	r3, [pc, #452]	@ (800af48 <_dtoa_r+0x5d0>)
 800ad82:	2200      	movs	r2, #0
 800ad84:	f7f5 fa98 	bl	80002b8 <__aeabi_dsub>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	460b      	mov	r3, r1
 800ad8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad90:	462a      	mov	r2, r5
 800ad92:	4633      	mov	r3, r6
 800ad94:	f7f5 fed8 	bl	8000b48 <__aeabi_dcmpgt>
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	f040 828b 	bne.w	800b2b4 <_dtoa_r+0x93c>
 800ad9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ada2:	462a      	mov	r2, r5
 800ada4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ada8:	f7f5 feb0 	bl	8000b0c <__aeabi_dcmplt>
 800adac:	2800      	cmp	r0, #0
 800adae:	f040 8128 	bne.w	800b002 <_dtoa_r+0x68a>
 800adb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800adb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800adba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f2c0 815a 	blt.w	800b076 <_dtoa_r+0x6fe>
 800adc2:	2f0e      	cmp	r7, #14
 800adc4:	f300 8157 	bgt.w	800b076 <_dtoa_r+0x6fe>
 800adc8:	4b5a      	ldr	r3, [pc, #360]	@ (800af34 <_dtoa_r+0x5bc>)
 800adca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800adce:	ed93 7b00 	vldr	d7, [r3]
 800add2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800add4:	2b00      	cmp	r3, #0
 800add6:	ed8d 7b00 	vstr	d7, [sp]
 800adda:	da03      	bge.n	800ade4 <_dtoa_r+0x46c>
 800addc:	9b07      	ldr	r3, [sp, #28]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f340 8101 	ble.w	800afe6 <_dtoa_r+0x66e>
 800ade4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ade8:	4656      	mov	r6, sl
 800adea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adee:	4620      	mov	r0, r4
 800adf0:	4629      	mov	r1, r5
 800adf2:	f7f5 fd43 	bl	800087c <__aeabi_ddiv>
 800adf6:	f7f5 fec7 	bl	8000b88 <__aeabi_d2iz>
 800adfa:	4680      	mov	r8, r0
 800adfc:	f7f5 fbaa 	bl	8000554 <__aeabi_i2d>
 800ae00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae04:	f7f5 fc10 	bl	8000628 <__aeabi_dmul>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	460b      	mov	r3, r1
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	4629      	mov	r1, r5
 800ae10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ae14:	f7f5 fa50 	bl	80002b8 <__aeabi_dsub>
 800ae18:	f806 4b01 	strb.w	r4, [r6], #1
 800ae1c:	9d07      	ldr	r5, [sp, #28]
 800ae1e:	eba6 040a 	sub.w	r4, r6, sl
 800ae22:	42a5      	cmp	r5, r4
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	f040 8117 	bne.w	800b05a <_dtoa_r+0x6e2>
 800ae2c:	f7f5 fa46 	bl	80002bc <__adddf3>
 800ae30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae34:	4604      	mov	r4, r0
 800ae36:	460d      	mov	r5, r1
 800ae38:	f7f5 fe86 	bl	8000b48 <__aeabi_dcmpgt>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	f040 80f9 	bne.w	800b034 <_dtoa_r+0x6bc>
 800ae42:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae46:	4620      	mov	r0, r4
 800ae48:	4629      	mov	r1, r5
 800ae4a:	f7f5 fe55 	bl	8000af8 <__aeabi_dcmpeq>
 800ae4e:	b118      	cbz	r0, 800ae58 <_dtoa_r+0x4e0>
 800ae50:	f018 0f01 	tst.w	r8, #1
 800ae54:	f040 80ee 	bne.w	800b034 <_dtoa_r+0x6bc>
 800ae58:	4649      	mov	r1, r9
 800ae5a:	4658      	mov	r0, fp
 800ae5c:	f000 fe4a 	bl	800baf4 <_Bfree>
 800ae60:	2300      	movs	r3, #0
 800ae62:	7033      	strb	r3, [r6, #0]
 800ae64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae66:	3701      	adds	r7, #1
 800ae68:	601f      	str	r7, [r3, #0]
 800ae6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f000 831d 	beq.w	800b4ac <_dtoa_r+0xb34>
 800ae72:	601e      	str	r6, [r3, #0]
 800ae74:	e31a      	b.n	800b4ac <_dtoa_r+0xb34>
 800ae76:	07e2      	lsls	r2, r4, #31
 800ae78:	d505      	bpl.n	800ae86 <_dtoa_r+0x50e>
 800ae7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae7e:	f7f5 fbd3 	bl	8000628 <__aeabi_dmul>
 800ae82:	3601      	adds	r6, #1
 800ae84:	2301      	movs	r3, #1
 800ae86:	1064      	asrs	r4, r4, #1
 800ae88:	3508      	adds	r5, #8
 800ae8a:	e73f      	b.n	800ad0c <_dtoa_r+0x394>
 800ae8c:	2602      	movs	r6, #2
 800ae8e:	e742      	b.n	800ad16 <_dtoa_r+0x39e>
 800ae90:	9c07      	ldr	r4, [sp, #28]
 800ae92:	9704      	str	r7, [sp, #16]
 800ae94:	e761      	b.n	800ad5a <_dtoa_r+0x3e2>
 800ae96:	4b27      	ldr	r3, [pc, #156]	@ (800af34 <_dtoa_r+0x5bc>)
 800ae98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aea2:	4454      	add	r4, sl
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d053      	beq.n	800af50 <_dtoa_r+0x5d8>
 800aea8:	4928      	ldr	r1, [pc, #160]	@ (800af4c <_dtoa_r+0x5d4>)
 800aeaa:	2000      	movs	r0, #0
 800aeac:	f7f5 fce6 	bl	800087c <__aeabi_ddiv>
 800aeb0:	4633      	mov	r3, r6
 800aeb2:	462a      	mov	r2, r5
 800aeb4:	f7f5 fa00 	bl	80002b8 <__aeabi_dsub>
 800aeb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aebc:	4656      	mov	r6, sl
 800aebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aec2:	f7f5 fe61 	bl	8000b88 <__aeabi_d2iz>
 800aec6:	4605      	mov	r5, r0
 800aec8:	f7f5 fb44 	bl	8000554 <__aeabi_i2d>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aed4:	f7f5 f9f0 	bl	80002b8 <__aeabi_dsub>
 800aed8:	3530      	adds	r5, #48	@ 0x30
 800aeda:	4602      	mov	r2, r0
 800aedc:	460b      	mov	r3, r1
 800aede:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aee2:	f806 5b01 	strb.w	r5, [r6], #1
 800aee6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aeea:	f7f5 fe0f 	bl	8000b0c <__aeabi_dcmplt>
 800aeee:	2800      	cmp	r0, #0
 800aef0:	d171      	bne.n	800afd6 <_dtoa_r+0x65e>
 800aef2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aef6:	4911      	ldr	r1, [pc, #68]	@ (800af3c <_dtoa_r+0x5c4>)
 800aef8:	2000      	movs	r0, #0
 800aefa:	f7f5 f9dd 	bl	80002b8 <__aeabi_dsub>
 800aefe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af02:	f7f5 fe03 	bl	8000b0c <__aeabi_dcmplt>
 800af06:	2800      	cmp	r0, #0
 800af08:	f040 8095 	bne.w	800b036 <_dtoa_r+0x6be>
 800af0c:	42a6      	cmp	r6, r4
 800af0e:	f43f af50 	beq.w	800adb2 <_dtoa_r+0x43a>
 800af12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af16:	4b0a      	ldr	r3, [pc, #40]	@ (800af40 <_dtoa_r+0x5c8>)
 800af18:	2200      	movs	r2, #0
 800af1a:	f7f5 fb85 	bl	8000628 <__aeabi_dmul>
 800af1e:	4b08      	ldr	r3, [pc, #32]	@ (800af40 <_dtoa_r+0x5c8>)
 800af20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af24:	2200      	movs	r2, #0
 800af26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af2a:	f7f5 fb7d 	bl	8000628 <__aeabi_dmul>
 800af2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af32:	e7c4      	b.n	800aebe <_dtoa_r+0x546>
 800af34:	0800d600 	.word	0x0800d600
 800af38:	0800d5d8 	.word	0x0800d5d8
 800af3c:	3ff00000 	.word	0x3ff00000
 800af40:	40240000 	.word	0x40240000
 800af44:	401c0000 	.word	0x401c0000
 800af48:	40140000 	.word	0x40140000
 800af4c:	3fe00000 	.word	0x3fe00000
 800af50:	4631      	mov	r1, r6
 800af52:	4628      	mov	r0, r5
 800af54:	f7f5 fb68 	bl	8000628 <__aeabi_dmul>
 800af58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af5c:	9415      	str	r4, [sp, #84]	@ 0x54
 800af5e:	4656      	mov	r6, sl
 800af60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af64:	f7f5 fe10 	bl	8000b88 <__aeabi_d2iz>
 800af68:	4605      	mov	r5, r0
 800af6a:	f7f5 faf3 	bl	8000554 <__aeabi_i2d>
 800af6e:	4602      	mov	r2, r0
 800af70:	460b      	mov	r3, r1
 800af72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af76:	f7f5 f99f 	bl	80002b8 <__aeabi_dsub>
 800af7a:	3530      	adds	r5, #48	@ 0x30
 800af7c:	f806 5b01 	strb.w	r5, [r6], #1
 800af80:	4602      	mov	r2, r0
 800af82:	460b      	mov	r3, r1
 800af84:	42a6      	cmp	r6, r4
 800af86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af8a:	f04f 0200 	mov.w	r2, #0
 800af8e:	d124      	bne.n	800afda <_dtoa_r+0x662>
 800af90:	4bac      	ldr	r3, [pc, #688]	@ (800b244 <_dtoa_r+0x8cc>)
 800af92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af96:	f7f5 f991 	bl	80002bc <__adddf3>
 800af9a:	4602      	mov	r2, r0
 800af9c:	460b      	mov	r3, r1
 800af9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afa2:	f7f5 fdd1 	bl	8000b48 <__aeabi_dcmpgt>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	d145      	bne.n	800b036 <_dtoa_r+0x6be>
 800afaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800afae:	49a5      	ldr	r1, [pc, #660]	@ (800b244 <_dtoa_r+0x8cc>)
 800afb0:	2000      	movs	r0, #0
 800afb2:	f7f5 f981 	bl	80002b8 <__aeabi_dsub>
 800afb6:	4602      	mov	r2, r0
 800afb8:	460b      	mov	r3, r1
 800afba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afbe:	f7f5 fda5 	bl	8000b0c <__aeabi_dcmplt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	f43f aef5 	beq.w	800adb2 <_dtoa_r+0x43a>
 800afc8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800afca:	1e73      	subs	r3, r6, #1
 800afcc:	9315      	str	r3, [sp, #84]	@ 0x54
 800afce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800afd2:	2b30      	cmp	r3, #48	@ 0x30
 800afd4:	d0f8      	beq.n	800afc8 <_dtoa_r+0x650>
 800afd6:	9f04      	ldr	r7, [sp, #16]
 800afd8:	e73e      	b.n	800ae58 <_dtoa_r+0x4e0>
 800afda:	4b9b      	ldr	r3, [pc, #620]	@ (800b248 <_dtoa_r+0x8d0>)
 800afdc:	f7f5 fb24 	bl	8000628 <__aeabi_dmul>
 800afe0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afe4:	e7bc      	b.n	800af60 <_dtoa_r+0x5e8>
 800afe6:	d10c      	bne.n	800b002 <_dtoa_r+0x68a>
 800afe8:	4b98      	ldr	r3, [pc, #608]	@ (800b24c <_dtoa_r+0x8d4>)
 800afea:	2200      	movs	r2, #0
 800afec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aff0:	f7f5 fb1a 	bl	8000628 <__aeabi_dmul>
 800aff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aff8:	f7f5 fd9c 	bl	8000b34 <__aeabi_dcmpge>
 800affc:	2800      	cmp	r0, #0
 800affe:	f000 8157 	beq.w	800b2b0 <_dtoa_r+0x938>
 800b002:	2400      	movs	r4, #0
 800b004:	4625      	mov	r5, r4
 800b006:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b008:	43db      	mvns	r3, r3
 800b00a:	9304      	str	r3, [sp, #16]
 800b00c:	4656      	mov	r6, sl
 800b00e:	2700      	movs	r7, #0
 800b010:	4621      	mov	r1, r4
 800b012:	4658      	mov	r0, fp
 800b014:	f000 fd6e 	bl	800baf4 <_Bfree>
 800b018:	2d00      	cmp	r5, #0
 800b01a:	d0dc      	beq.n	800afd6 <_dtoa_r+0x65e>
 800b01c:	b12f      	cbz	r7, 800b02a <_dtoa_r+0x6b2>
 800b01e:	42af      	cmp	r7, r5
 800b020:	d003      	beq.n	800b02a <_dtoa_r+0x6b2>
 800b022:	4639      	mov	r1, r7
 800b024:	4658      	mov	r0, fp
 800b026:	f000 fd65 	bl	800baf4 <_Bfree>
 800b02a:	4629      	mov	r1, r5
 800b02c:	4658      	mov	r0, fp
 800b02e:	f000 fd61 	bl	800baf4 <_Bfree>
 800b032:	e7d0      	b.n	800afd6 <_dtoa_r+0x65e>
 800b034:	9704      	str	r7, [sp, #16]
 800b036:	4633      	mov	r3, r6
 800b038:	461e      	mov	r6, r3
 800b03a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b03e:	2a39      	cmp	r2, #57	@ 0x39
 800b040:	d107      	bne.n	800b052 <_dtoa_r+0x6da>
 800b042:	459a      	cmp	sl, r3
 800b044:	d1f8      	bne.n	800b038 <_dtoa_r+0x6c0>
 800b046:	9a04      	ldr	r2, [sp, #16]
 800b048:	3201      	adds	r2, #1
 800b04a:	9204      	str	r2, [sp, #16]
 800b04c:	2230      	movs	r2, #48	@ 0x30
 800b04e:	f88a 2000 	strb.w	r2, [sl]
 800b052:	781a      	ldrb	r2, [r3, #0]
 800b054:	3201      	adds	r2, #1
 800b056:	701a      	strb	r2, [r3, #0]
 800b058:	e7bd      	b.n	800afd6 <_dtoa_r+0x65e>
 800b05a:	4b7b      	ldr	r3, [pc, #492]	@ (800b248 <_dtoa_r+0x8d0>)
 800b05c:	2200      	movs	r2, #0
 800b05e:	f7f5 fae3 	bl	8000628 <__aeabi_dmul>
 800b062:	2200      	movs	r2, #0
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	460d      	mov	r5, r1
 800b06a:	f7f5 fd45 	bl	8000af8 <__aeabi_dcmpeq>
 800b06e:	2800      	cmp	r0, #0
 800b070:	f43f aebb 	beq.w	800adea <_dtoa_r+0x472>
 800b074:	e6f0      	b.n	800ae58 <_dtoa_r+0x4e0>
 800b076:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b078:	2a00      	cmp	r2, #0
 800b07a:	f000 80db 	beq.w	800b234 <_dtoa_r+0x8bc>
 800b07e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b080:	2a01      	cmp	r2, #1
 800b082:	f300 80bf 	bgt.w	800b204 <_dtoa_r+0x88c>
 800b086:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b088:	2a00      	cmp	r2, #0
 800b08a:	f000 80b7 	beq.w	800b1fc <_dtoa_r+0x884>
 800b08e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b092:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b094:	4646      	mov	r6, r8
 800b096:	9a08      	ldr	r2, [sp, #32]
 800b098:	2101      	movs	r1, #1
 800b09a:	441a      	add	r2, r3
 800b09c:	4658      	mov	r0, fp
 800b09e:	4498      	add	r8, r3
 800b0a0:	9208      	str	r2, [sp, #32]
 800b0a2:	f000 fddb 	bl	800bc5c <__i2b>
 800b0a6:	4605      	mov	r5, r0
 800b0a8:	b15e      	cbz	r6, 800b0c2 <_dtoa_r+0x74a>
 800b0aa:	9b08      	ldr	r3, [sp, #32]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	dd08      	ble.n	800b0c2 <_dtoa_r+0x74a>
 800b0b0:	42b3      	cmp	r3, r6
 800b0b2:	9a08      	ldr	r2, [sp, #32]
 800b0b4:	bfa8      	it	ge
 800b0b6:	4633      	movge	r3, r6
 800b0b8:	eba8 0803 	sub.w	r8, r8, r3
 800b0bc:	1af6      	subs	r6, r6, r3
 800b0be:	1ad3      	subs	r3, r2, r3
 800b0c0:	9308      	str	r3, [sp, #32]
 800b0c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0c4:	b1f3      	cbz	r3, 800b104 <_dtoa_r+0x78c>
 800b0c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	f000 80b7 	beq.w	800b23c <_dtoa_r+0x8c4>
 800b0ce:	b18c      	cbz	r4, 800b0f4 <_dtoa_r+0x77c>
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	4658      	mov	r0, fp
 800b0d6:	f000 fe81 	bl	800bddc <__pow5mult>
 800b0da:	464a      	mov	r2, r9
 800b0dc:	4601      	mov	r1, r0
 800b0de:	4605      	mov	r5, r0
 800b0e0:	4658      	mov	r0, fp
 800b0e2:	f000 fdd1 	bl	800bc88 <__multiply>
 800b0e6:	4649      	mov	r1, r9
 800b0e8:	9004      	str	r0, [sp, #16]
 800b0ea:	4658      	mov	r0, fp
 800b0ec:	f000 fd02 	bl	800baf4 <_Bfree>
 800b0f0:	9b04      	ldr	r3, [sp, #16]
 800b0f2:	4699      	mov	r9, r3
 800b0f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0f6:	1b1a      	subs	r2, r3, r4
 800b0f8:	d004      	beq.n	800b104 <_dtoa_r+0x78c>
 800b0fa:	4649      	mov	r1, r9
 800b0fc:	4658      	mov	r0, fp
 800b0fe:	f000 fe6d 	bl	800bddc <__pow5mult>
 800b102:	4681      	mov	r9, r0
 800b104:	2101      	movs	r1, #1
 800b106:	4658      	mov	r0, fp
 800b108:	f000 fda8 	bl	800bc5c <__i2b>
 800b10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b10e:	4604      	mov	r4, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	f000 81cf 	beq.w	800b4b4 <_dtoa_r+0xb3c>
 800b116:	461a      	mov	r2, r3
 800b118:	4601      	mov	r1, r0
 800b11a:	4658      	mov	r0, fp
 800b11c:	f000 fe5e 	bl	800bddc <__pow5mult>
 800b120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b122:	2b01      	cmp	r3, #1
 800b124:	4604      	mov	r4, r0
 800b126:	f300 8095 	bgt.w	800b254 <_dtoa_r+0x8dc>
 800b12a:	9b02      	ldr	r3, [sp, #8]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f040 8087 	bne.w	800b240 <_dtoa_r+0x8c8>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f040 8089 	bne.w	800b250 <_dtoa_r+0x8d8>
 800b13e:	9b03      	ldr	r3, [sp, #12]
 800b140:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b144:	0d1b      	lsrs	r3, r3, #20
 800b146:	051b      	lsls	r3, r3, #20
 800b148:	b12b      	cbz	r3, 800b156 <_dtoa_r+0x7de>
 800b14a:	9b08      	ldr	r3, [sp, #32]
 800b14c:	3301      	adds	r3, #1
 800b14e:	9308      	str	r3, [sp, #32]
 800b150:	f108 0801 	add.w	r8, r8, #1
 800b154:	2301      	movs	r3, #1
 800b156:	930a      	str	r3, [sp, #40]	@ 0x28
 800b158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f000 81b0 	beq.w	800b4c0 <_dtoa_r+0xb48>
 800b160:	6923      	ldr	r3, [r4, #16]
 800b162:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b166:	6918      	ldr	r0, [r3, #16]
 800b168:	f000 fd2c 	bl	800bbc4 <__hi0bits>
 800b16c:	f1c0 0020 	rsb	r0, r0, #32
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	4418      	add	r0, r3
 800b174:	f010 001f 	ands.w	r0, r0, #31
 800b178:	d077      	beq.n	800b26a <_dtoa_r+0x8f2>
 800b17a:	f1c0 0320 	rsb	r3, r0, #32
 800b17e:	2b04      	cmp	r3, #4
 800b180:	dd6b      	ble.n	800b25a <_dtoa_r+0x8e2>
 800b182:	9b08      	ldr	r3, [sp, #32]
 800b184:	f1c0 001c 	rsb	r0, r0, #28
 800b188:	4403      	add	r3, r0
 800b18a:	4480      	add	r8, r0
 800b18c:	4406      	add	r6, r0
 800b18e:	9308      	str	r3, [sp, #32]
 800b190:	f1b8 0f00 	cmp.w	r8, #0
 800b194:	dd05      	ble.n	800b1a2 <_dtoa_r+0x82a>
 800b196:	4649      	mov	r1, r9
 800b198:	4642      	mov	r2, r8
 800b19a:	4658      	mov	r0, fp
 800b19c:	f000 fe78 	bl	800be90 <__lshift>
 800b1a0:	4681      	mov	r9, r0
 800b1a2:	9b08      	ldr	r3, [sp, #32]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	dd05      	ble.n	800b1b4 <_dtoa_r+0x83c>
 800b1a8:	4621      	mov	r1, r4
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	4658      	mov	r0, fp
 800b1ae:	f000 fe6f 	bl	800be90 <__lshift>
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d059      	beq.n	800b26e <_dtoa_r+0x8f6>
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4648      	mov	r0, r9
 800b1be:	f000 fed3 	bl	800bf68 <__mcmp>
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	da53      	bge.n	800b26e <_dtoa_r+0x8f6>
 800b1c6:	1e7b      	subs	r3, r7, #1
 800b1c8:	9304      	str	r3, [sp, #16]
 800b1ca:	4649      	mov	r1, r9
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	220a      	movs	r2, #10
 800b1d0:	4658      	mov	r0, fp
 800b1d2:	f000 fcb1 	bl	800bb38 <__multadd>
 800b1d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1d8:	4681      	mov	r9, r0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f000 8172 	beq.w	800b4c4 <_dtoa_r+0xb4c>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	4629      	mov	r1, r5
 800b1e4:	220a      	movs	r2, #10
 800b1e6:	4658      	mov	r0, fp
 800b1e8:	f000 fca6 	bl	800bb38 <__multadd>
 800b1ec:	9b00      	ldr	r3, [sp, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	4605      	mov	r5, r0
 800b1f2:	dc67      	bgt.n	800b2c4 <_dtoa_r+0x94c>
 800b1f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1f6:	2b02      	cmp	r3, #2
 800b1f8:	dc41      	bgt.n	800b27e <_dtoa_r+0x906>
 800b1fa:	e063      	b.n	800b2c4 <_dtoa_r+0x94c>
 800b1fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b1fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b202:	e746      	b.n	800b092 <_dtoa_r+0x71a>
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	1e5c      	subs	r4, r3, #1
 800b208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b20a:	42a3      	cmp	r3, r4
 800b20c:	bfbf      	itttt	lt
 800b20e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b210:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b212:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b214:	1ae3      	sublt	r3, r4, r3
 800b216:	bfb4      	ite	lt
 800b218:	18d2      	addlt	r2, r2, r3
 800b21a:	1b1c      	subge	r4, r3, r4
 800b21c:	9b07      	ldr	r3, [sp, #28]
 800b21e:	bfbc      	itt	lt
 800b220:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b222:	2400      	movlt	r4, #0
 800b224:	2b00      	cmp	r3, #0
 800b226:	bfb5      	itete	lt
 800b228:	eba8 0603 	sublt.w	r6, r8, r3
 800b22c:	9b07      	ldrge	r3, [sp, #28]
 800b22e:	2300      	movlt	r3, #0
 800b230:	4646      	movge	r6, r8
 800b232:	e730      	b.n	800b096 <_dtoa_r+0x71e>
 800b234:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b236:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b238:	4646      	mov	r6, r8
 800b23a:	e735      	b.n	800b0a8 <_dtoa_r+0x730>
 800b23c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b23e:	e75c      	b.n	800b0fa <_dtoa_r+0x782>
 800b240:	2300      	movs	r3, #0
 800b242:	e788      	b.n	800b156 <_dtoa_r+0x7de>
 800b244:	3fe00000 	.word	0x3fe00000
 800b248:	40240000 	.word	0x40240000
 800b24c:	40140000 	.word	0x40140000
 800b250:	9b02      	ldr	r3, [sp, #8]
 800b252:	e780      	b.n	800b156 <_dtoa_r+0x7de>
 800b254:	2300      	movs	r3, #0
 800b256:	930a      	str	r3, [sp, #40]	@ 0x28
 800b258:	e782      	b.n	800b160 <_dtoa_r+0x7e8>
 800b25a:	d099      	beq.n	800b190 <_dtoa_r+0x818>
 800b25c:	9a08      	ldr	r2, [sp, #32]
 800b25e:	331c      	adds	r3, #28
 800b260:	441a      	add	r2, r3
 800b262:	4498      	add	r8, r3
 800b264:	441e      	add	r6, r3
 800b266:	9208      	str	r2, [sp, #32]
 800b268:	e792      	b.n	800b190 <_dtoa_r+0x818>
 800b26a:	4603      	mov	r3, r0
 800b26c:	e7f6      	b.n	800b25c <_dtoa_r+0x8e4>
 800b26e:	9b07      	ldr	r3, [sp, #28]
 800b270:	9704      	str	r7, [sp, #16]
 800b272:	2b00      	cmp	r3, #0
 800b274:	dc20      	bgt.n	800b2b8 <_dtoa_r+0x940>
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b27a:	2b02      	cmp	r3, #2
 800b27c:	dd1e      	ble.n	800b2bc <_dtoa_r+0x944>
 800b27e:	9b00      	ldr	r3, [sp, #0]
 800b280:	2b00      	cmp	r3, #0
 800b282:	f47f aec0 	bne.w	800b006 <_dtoa_r+0x68e>
 800b286:	4621      	mov	r1, r4
 800b288:	2205      	movs	r2, #5
 800b28a:	4658      	mov	r0, fp
 800b28c:	f000 fc54 	bl	800bb38 <__multadd>
 800b290:	4601      	mov	r1, r0
 800b292:	4604      	mov	r4, r0
 800b294:	4648      	mov	r0, r9
 800b296:	f000 fe67 	bl	800bf68 <__mcmp>
 800b29a:	2800      	cmp	r0, #0
 800b29c:	f77f aeb3 	ble.w	800b006 <_dtoa_r+0x68e>
 800b2a0:	4656      	mov	r6, sl
 800b2a2:	2331      	movs	r3, #49	@ 0x31
 800b2a4:	f806 3b01 	strb.w	r3, [r6], #1
 800b2a8:	9b04      	ldr	r3, [sp, #16]
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	9304      	str	r3, [sp, #16]
 800b2ae:	e6ae      	b.n	800b00e <_dtoa_r+0x696>
 800b2b0:	9c07      	ldr	r4, [sp, #28]
 800b2b2:	9704      	str	r7, [sp, #16]
 800b2b4:	4625      	mov	r5, r4
 800b2b6:	e7f3      	b.n	800b2a0 <_dtoa_r+0x928>
 800b2b8:	9b07      	ldr	r3, [sp, #28]
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f000 8104 	beq.w	800b4cc <_dtoa_r+0xb54>
 800b2c4:	2e00      	cmp	r6, #0
 800b2c6:	dd05      	ble.n	800b2d4 <_dtoa_r+0x95c>
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	4632      	mov	r2, r6
 800b2cc:	4658      	mov	r0, fp
 800b2ce:	f000 fddf 	bl	800be90 <__lshift>
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d05a      	beq.n	800b390 <_dtoa_r+0xa18>
 800b2da:	6869      	ldr	r1, [r5, #4]
 800b2dc:	4658      	mov	r0, fp
 800b2de:	f000 fbc9 	bl	800ba74 <_Balloc>
 800b2e2:	4606      	mov	r6, r0
 800b2e4:	b928      	cbnz	r0, 800b2f2 <_dtoa_r+0x97a>
 800b2e6:	4b84      	ldr	r3, [pc, #528]	@ (800b4f8 <_dtoa_r+0xb80>)
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2ee:	f7ff bb5a 	b.w	800a9a6 <_dtoa_r+0x2e>
 800b2f2:	692a      	ldr	r2, [r5, #16]
 800b2f4:	3202      	adds	r2, #2
 800b2f6:	0092      	lsls	r2, r2, #2
 800b2f8:	f105 010c 	add.w	r1, r5, #12
 800b2fc:	300c      	adds	r0, #12
 800b2fe:	f001 f82f 	bl	800c360 <memcpy>
 800b302:	2201      	movs	r2, #1
 800b304:	4631      	mov	r1, r6
 800b306:	4658      	mov	r0, fp
 800b308:	f000 fdc2 	bl	800be90 <__lshift>
 800b30c:	f10a 0301 	add.w	r3, sl, #1
 800b310:	9307      	str	r3, [sp, #28]
 800b312:	9b00      	ldr	r3, [sp, #0]
 800b314:	4453      	add	r3, sl
 800b316:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b318:	9b02      	ldr	r3, [sp, #8]
 800b31a:	f003 0301 	and.w	r3, r3, #1
 800b31e:	462f      	mov	r7, r5
 800b320:	930a      	str	r3, [sp, #40]	@ 0x28
 800b322:	4605      	mov	r5, r0
 800b324:	9b07      	ldr	r3, [sp, #28]
 800b326:	4621      	mov	r1, r4
 800b328:	3b01      	subs	r3, #1
 800b32a:	4648      	mov	r0, r9
 800b32c:	9300      	str	r3, [sp, #0]
 800b32e:	f7ff fa9b 	bl	800a868 <quorem>
 800b332:	4639      	mov	r1, r7
 800b334:	9002      	str	r0, [sp, #8]
 800b336:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b33a:	4648      	mov	r0, r9
 800b33c:	f000 fe14 	bl	800bf68 <__mcmp>
 800b340:	462a      	mov	r2, r5
 800b342:	9008      	str	r0, [sp, #32]
 800b344:	4621      	mov	r1, r4
 800b346:	4658      	mov	r0, fp
 800b348:	f000 fe2a 	bl	800bfa0 <__mdiff>
 800b34c:	68c2      	ldr	r2, [r0, #12]
 800b34e:	4606      	mov	r6, r0
 800b350:	bb02      	cbnz	r2, 800b394 <_dtoa_r+0xa1c>
 800b352:	4601      	mov	r1, r0
 800b354:	4648      	mov	r0, r9
 800b356:	f000 fe07 	bl	800bf68 <__mcmp>
 800b35a:	4602      	mov	r2, r0
 800b35c:	4631      	mov	r1, r6
 800b35e:	4658      	mov	r0, fp
 800b360:	920e      	str	r2, [sp, #56]	@ 0x38
 800b362:	f000 fbc7 	bl	800baf4 <_Bfree>
 800b366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b368:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b36a:	9e07      	ldr	r6, [sp, #28]
 800b36c:	ea43 0102 	orr.w	r1, r3, r2
 800b370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b372:	4319      	orrs	r1, r3
 800b374:	d110      	bne.n	800b398 <_dtoa_r+0xa20>
 800b376:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b37a:	d029      	beq.n	800b3d0 <_dtoa_r+0xa58>
 800b37c:	9b08      	ldr	r3, [sp, #32]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	dd02      	ble.n	800b388 <_dtoa_r+0xa10>
 800b382:	9b02      	ldr	r3, [sp, #8]
 800b384:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b388:	9b00      	ldr	r3, [sp, #0]
 800b38a:	f883 8000 	strb.w	r8, [r3]
 800b38e:	e63f      	b.n	800b010 <_dtoa_r+0x698>
 800b390:	4628      	mov	r0, r5
 800b392:	e7bb      	b.n	800b30c <_dtoa_r+0x994>
 800b394:	2201      	movs	r2, #1
 800b396:	e7e1      	b.n	800b35c <_dtoa_r+0x9e4>
 800b398:	9b08      	ldr	r3, [sp, #32]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	db04      	blt.n	800b3a8 <_dtoa_r+0xa30>
 800b39e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3a0:	430b      	orrs	r3, r1
 800b3a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3a4:	430b      	orrs	r3, r1
 800b3a6:	d120      	bne.n	800b3ea <_dtoa_r+0xa72>
 800b3a8:	2a00      	cmp	r2, #0
 800b3aa:	dded      	ble.n	800b388 <_dtoa_r+0xa10>
 800b3ac:	4649      	mov	r1, r9
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	4658      	mov	r0, fp
 800b3b2:	f000 fd6d 	bl	800be90 <__lshift>
 800b3b6:	4621      	mov	r1, r4
 800b3b8:	4681      	mov	r9, r0
 800b3ba:	f000 fdd5 	bl	800bf68 <__mcmp>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	dc03      	bgt.n	800b3ca <_dtoa_r+0xa52>
 800b3c2:	d1e1      	bne.n	800b388 <_dtoa_r+0xa10>
 800b3c4:	f018 0f01 	tst.w	r8, #1
 800b3c8:	d0de      	beq.n	800b388 <_dtoa_r+0xa10>
 800b3ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3ce:	d1d8      	bne.n	800b382 <_dtoa_r+0xa0a>
 800b3d0:	9a00      	ldr	r2, [sp, #0]
 800b3d2:	2339      	movs	r3, #57	@ 0x39
 800b3d4:	7013      	strb	r3, [r2, #0]
 800b3d6:	4633      	mov	r3, r6
 800b3d8:	461e      	mov	r6, r3
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3e0:	2a39      	cmp	r2, #57	@ 0x39
 800b3e2:	d052      	beq.n	800b48a <_dtoa_r+0xb12>
 800b3e4:	3201      	adds	r2, #1
 800b3e6:	701a      	strb	r2, [r3, #0]
 800b3e8:	e612      	b.n	800b010 <_dtoa_r+0x698>
 800b3ea:	2a00      	cmp	r2, #0
 800b3ec:	dd07      	ble.n	800b3fe <_dtoa_r+0xa86>
 800b3ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3f2:	d0ed      	beq.n	800b3d0 <_dtoa_r+0xa58>
 800b3f4:	9a00      	ldr	r2, [sp, #0]
 800b3f6:	f108 0301 	add.w	r3, r8, #1
 800b3fa:	7013      	strb	r3, [r2, #0]
 800b3fc:	e608      	b.n	800b010 <_dtoa_r+0x698>
 800b3fe:	9b07      	ldr	r3, [sp, #28]
 800b400:	9a07      	ldr	r2, [sp, #28]
 800b402:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b408:	4293      	cmp	r3, r2
 800b40a:	d028      	beq.n	800b45e <_dtoa_r+0xae6>
 800b40c:	4649      	mov	r1, r9
 800b40e:	2300      	movs	r3, #0
 800b410:	220a      	movs	r2, #10
 800b412:	4658      	mov	r0, fp
 800b414:	f000 fb90 	bl	800bb38 <__multadd>
 800b418:	42af      	cmp	r7, r5
 800b41a:	4681      	mov	r9, r0
 800b41c:	f04f 0300 	mov.w	r3, #0
 800b420:	f04f 020a 	mov.w	r2, #10
 800b424:	4639      	mov	r1, r7
 800b426:	4658      	mov	r0, fp
 800b428:	d107      	bne.n	800b43a <_dtoa_r+0xac2>
 800b42a:	f000 fb85 	bl	800bb38 <__multadd>
 800b42e:	4607      	mov	r7, r0
 800b430:	4605      	mov	r5, r0
 800b432:	9b07      	ldr	r3, [sp, #28]
 800b434:	3301      	adds	r3, #1
 800b436:	9307      	str	r3, [sp, #28]
 800b438:	e774      	b.n	800b324 <_dtoa_r+0x9ac>
 800b43a:	f000 fb7d 	bl	800bb38 <__multadd>
 800b43e:	4629      	mov	r1, r5
 800b440:	4607      	mov	r7, r0
 800b442:	2300      	movs	r3, #0
 800b444:	220a      	movs	r2, #10
 800b446:	4658      	mov	r0, fp
 800b448:	f000 fb76 	bl	800bb38 <__multadd>
 800b44c:	4605      	mov	r5, r0
 800b44e:	e7f0      	b.n	800b432 <_dtoa_r+0xaba>
 800b450:	9b00      	ldr	r3, [sp, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	bfcc      	ite	gt
 800b456:	461e      	movgt	r6, r3
 800b458:	2601      	movle	r6, #1
 800b45a:	4456      	add	r6, sl
 800b45c:	2700      	movs	r7, #0
 800b45e:	4649      	mov	r1, r9
 800b460:	2201      	movs	r2, #1
 800b462:	4658      	mov	r0, fp
 800b464:	f000 fd14 	bl	800be90 <__lshift>
 800b468:	4621      	mov	r1, r4
 800b46a:	4681      	mov	r9, r0
 800b46c:	f000 fd7c 	bl	800bf68 <__mcmp>
 800b470:	2800      	cmp	r0, #0
 800b472:	dcb0      	bgt.n	800b3d6 <_dtoa_r+0xa5e>
 800b474:	d102      	bne.n	800b47c <_dtoa_r+0xb04>
 800b476:	f018 0f01 	tst.w	r8, #1
 800b47a:	d1ac      	bne.n	800b3d6 <_dtoa_r+0xa5e>
 800b47c:	4633      	mov	r3, r6
 800b47e:	461e      	mov	r6, r3
 800b480:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b484:	2a30      	cmp	r2, #48	@ 0x30
 800b486:	d0fa      	beq.n	800b47e <_dtoa_r+0xb06>
 800b488:	e5c2      	b.n	800b010 <_dtoa_r+0x698>
 800b48a:	459a      	cmp	sl, r3
 800b48c:	d1a4      	bne.n	800b3d8 <_dtoa_r+0xa60>
 800b48e:	9b04      	ldr	r3, [sp, #16]
 800b490:	3301      	adds	r3, #1
 800b492:	9304      	str	r3, [sp, #16]
 800b494:	2331      	movs	r3, #49	@ 0x31
 800b496:	f88a 3000 	strb.w	r3, [sl]
 800b49a:	e5b9      	b.n	800b010 <_dtoa_r+0x698>
 800b49c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b49e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b4fc <_dtoa_r+0xb84>
 800b4a2:	b11b      	cbz	r3, 800b4ac <_dtoa_r+0xb34>
 800b4a4:	f10a 0308 	add.w	r3, sl, #8
 800b4a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b4aa:	6013      	str	r3, [r2, #0]
 800b4ac:	4650      	mov	r0, sl
 800b4ae:	b019      	add	sp, #100	@ 0x64
 800b4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	f77f ae37 	ble.w	800b12a <_dtoa_r+0x7b2>
 800b4bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4be:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4c0:	2001      	movs	r0, #1
 800b4c2:	e655      	b.n	800b170 <_dtoa_r+0x7f8>
 800b4c4:	9b00      	ldr	r3, [sp, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f77f aed6 	ble.w	800b278 <_dtoa_r+0x900>
 800b4cc:	4656      	mov	r6, sl
 800b4ce:	4621      	mov	r1, r4
 800b4d0:	4648      	mov	r0, r9
 800b4d2:	f7ff f9c9 	bl	800a868 <quorem>
 800b4d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b4da:	f806 8b01 	strb.w	r8, [r6], #1
 800b4de:	9b00      	ldr	r3, [sp, #0]
 800b4e0:	eba6 020a 	sub.w	r2, r6, sl
 800b4e4:	4293      	cmp	r3, r2
 800b4e6:	ddb3      	ble.n	800b450 <_dtoa_r+0xad8>
 800b4e8:	4649      	mov	r1, r9
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	220a      	movs	r2, #10
 800b4ee:	4658      	mov	r0, fp
 800b4f0:	f000 fb22 	bl	800bb38 <__multadd>
 800b4f4:	4681      	mov	r9, r0
 800b4f6:	e7ea      	b.n	800b4ce <_dtoa_r+0xb56>
 800b4f8:	0800d550 	.word	0x0800d550
 800b4fc:	0800d4eb 	.word	0x0800d4eb

0800b500 <__ssputs_r>:
 800b500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b504:	688e      	ldr	r6, [r1, #8]
 800b506:	461f      	mov	r7, r3
 800b508:	42be      	cmp	r6, r7
 800b50a:	680b      	ldr	r3, [r1, #0]
 800b50c:	4682      	mov	sl, r0
 800b50e:	460c      	mov	r4, r1
 800b510:	4690      	mov	r8, r2
 800b512:	d82d      	bhi.n	800b570 <__ssputs_r+0x70>
 800b514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b518:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b51c:	d026      	beq.n	800b56c <__ssputs_r+0x6c>
 800b51e:	6965      	ldr	r5, [r4, #20]
 800b520:	6909      	ldr	r1, [r1, #16]
 800b522:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b526:	eba3 0901 	sub.w	r9, r3, r1
 800b52a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b52e:	1c7b      	adds	r3, r7, #1
 800b530:	444b      	add	r3, r9
 800b532:	106d      	asrs	r5, r5, #1
 800b534:	429d      	cmp	r5, r3
 800b536:	bf38      	it	cc
 800b538:	461d      	movcc	r5, r3
 800b53a:	0553      	lsls	r3, r2, #21
 800b53c:	d527      	bpl.n	800b58e <__ssputs_r+0x8e>
 800b53e:	4629      	mov	r1, r5
 800b540:	f000 f960 	bl	800b804 <_malloc_r>
 800b544:	4606      	mov	r6, r0
 800b546:	b360      	cbz	r0, 800b5a2 <__ssputs_r+0xa2>
 800b548:	6921      	ldr	r1, [r4, #16]
 800b54a:	464a      	mov	r2, r9
 800b54c:	f000 ff08 	bl	800c360 <memcpy>
 800b550:	89a3      	ldrh	r3, [r4, #12]
 800b552:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b55a:	81a3      	strh	r3, [r4, #12]
 800b55c:	6126      	str	r6, [r4, #16]
 800b55e:	6165      	str	r5, [r4, #20]
 800b560:	444e      	add	r6, r9
 800b562:	eba5 0509 	sub.w	r5, r5, r9
 800b566:	6026      	str	r6, [r4, #0]
 800b568:	60a5      	str	r5, [r4, #8]
 800b56a:	463e      	mov	r6, r7
 800b56c:	42be      	cmp	r6, r7
 800b56e:	d900      	bls.n	800b572 <__ssputs_r+0x72>
 800b570:	463e      	mov	r6, r7
 800b572:	6820      	ldr	r0, [r4, #0]
 800b574:	4632      	mov	r2, r6
 800b576:	4641      	mov	r1, r8
 800b578:	f000 fe82 	bl	800c280 <memmove>
 800b57c:	68a3      	ldr	r3, [r4, #8]
 800b57e:	1b9b      	subs	r3, r3, r6
 800b580:	60a3      	str	r3, [r4, #8]
 800b582:	6823      	ldr	r3, [r4, #0]
 800b584:	4433      	add	r3, r6
 800b586:	6023      	str	r3, [r4, #0]
 800b588:	2000      	movs	r0, #0
 800b58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b58e:	462a      	mov	r2, r5
 800b590:	f000 fe48 	bl	800c224 <_realloc_r>
 800b594:	4606      	mov	r6, r0
 800b596:	2800      	cmp	r0, #0
 800b598:	d1e0      	bne.n	800b55c <__ssputs_r+0x5c>
 800b59a:	6921      	ldr	r1, [r4, #16]
 800b59c:	4650      	mov	r0, sl
 800b59e:	f000 ff09 	bl	800c3b4 <_free_r>
 800b5a2:	230c      	movs	r3, #12
 800b5a4:	f8ca 3000 	str.w	r3, [sl]
 800b5a8:	89a3      	ldrh	r3, [r4, #12]
 800b5aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ae:	81a3      	strh	r3, [r4, #12]
 800b5b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5b4:	e7e9      	b.n	800b58a <__ssputs_r+0x8a>
	...

0800b5b8 <_svfiprintf_r>:
 800b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5bc:	4698      	mov	r8, r3
 800b5be:	898b      	ldrh	r3, [r1, #12]
 800b5c0:	061b      	lsls	r3, r3, #24
 800b5c2:	b09d      	sub	sp, #116	@ 0x74
 800b5c4:	4607      	mov	r7, r0
 800b5c6:	460d      	mov	r5, r1
 800b5c8:	4614      	mov	r4, r2
 800b5ca:	d510      	bpl.n	800b5ee <_svfiprintf_r+0x36>
 800b5cc:	690b      	ldr	r3, [r1, #16]
 800b5ce:	b973      	cbnz	r3, 800b5ee <_svfiprintf_r+0x36>
 800b5d0:	2140      	movs	r1, #64	@ 0x40
 800b5d2:	f000 f917 	bl	800b804 <_malloc_r>
 800b5d6:	6028      	str	r0, [r5, #0]
 800b5d8:	6128      	str	r0, [r5, #16]
 800b5da:	b930      	cbnz	r0, 800b5ea <_svfiprintf_r+0x32>
 800b5dc:	230c      	movs	r3, #12
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5e4:	b01d      	add	sp, #116	@ 0x74
 800b5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ea:	2340      	movs	r3, #64	@ 0x40
 800b5ec:	616b      	str	r3, [r5, #20]
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5f2:	2320      	movs	r3, #32
 800b5f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b5f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b5fc:	2330      	movs	r3, #48	@ 0x30
 800b5fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b79c <_svfiprintf_r+0x1e4>
 800b602:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b606:	f04f 0901 	mov.w	r9, #1
 800b60a:	4623      	mov	r3, r4
 800b60c:	469a      	mov	sl, r3
 800b60e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b612:	b10a      	cbz	r2, 800b618 <_svfiprintf_r+0x60>
 800b614:	2a25      	cmp	r2, #37	@ 0x25
 800b616:	d1f9      	bne.n	800b60c <_svfiprintf_r+0x54>
 800b618:	ebba 0b04 	subs.w	fp, sl, r4
 800b61c:	d00b      	beq.n	800b636 <_svfiprintf_r+0x7e>
 800b61e:	465b      	mov	r3, fp
 800b620:	4622      	mov	r2, r4
 800b622:	4629      	mov	r1, r5
 800b624:	4638      	mov	r0, r7
 800b626:	f7ff ff6b 	bl	800b500 <__ssputs_r>
 800b62a:	3001      	adds	r0, #1
 800b62c:	f000 80a7 	beq.w	800b77e <_svfiprintf_r+0x1c6>
 800b630:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b632:	445a      	add	r2, fp
 800b634:	9209      	str	r2, [sp, #36]	@ 0x24
 800b636:	f89a 3000 	ldrb.w	r3, [sl]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f000 809f 	beq.w	800b77e <_svfiprintf_r+0x1c6>
 800b640:	2300      	movs	r3, #0
 800b642:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b646:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b64a:	f10a 0a01 	add.w	sl, sl, #1
 800b64e:	9304      	str	r3, [sp, #16]
 800b650:	9307      	str	r3, [sp, #28]
 800b652:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b656:	931a      	str	r3, [sp, #104]	@ 0x68
 800b658:	4654      	mov	r4, sl
 800b65a:	2205      	movs	r2, #5
 800b65c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b660:	484e      	ldr	r0, [pc, #312]	@ (800b79c <_svfiprintf_r+0x1e4>)
 800b662:	f7f4 fdcd 	bl	8000200 <memchr>
 800b666:	9a04      	ldr	r2, [sp, #16]
 800b668:	b9d8      	cbnz	r0, 800b6a2 <_svfiprintf_r+0xea>
 800b66a:	06d0      	lsls	r0, r2, #27
 800b66c:	bf44      	itt	mi
 800b66e:	2320      	movmi	r3, #32
 800b670:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b674:	0711      	lsls	r1, r2, #28
 800b676:	bf44      	itt	mi
 800b678:	232b      	movmi	r3, #43	@ 0x2b
 800b67a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b67e:	f89a 3000 	ldrb.w	r3, [sl]
 800b682:	2b2a      	cmp	r3, #42	@ 0x2a
 800b684:	d015      	beq.n	800b6b2 <_svfiprintf_r+0xfa>
 800b686:	9a07      	ldr	r2, [sp, #28]
 800b688:	4654      	mov	r4, sl
 800b68a:	2000      	movs	r0, #0
 800b68c:	f04f 0c0a 	mov.w	ip, #10
 800b690:	4621      	mov	r1, r4
 800b692:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b696:	3b30      	subs	r3, #48	@ 0x30
 800b698:	2b09      	cmp	r3, #9
 800b69a:	d94b      	bls.n	800b734 <_svfiprintf_r+0x17c>
 800b69c:	b1b0      	cbz	r0, 800b6cc <_svfiprintf_r+0x114>
 800b69e:	9207      	str	r2, [sp, #28]
 800b6a0:	e014      	b.n	800b6cc <_svfiprintf_r+0x114>
 800b6a2:	eba0 0308 	sub.w	r3, r0, r8
 800b6a6:	fa09 f303 	lsl.w	r3, r9, r3
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	9304      	str	r3, [sp, #16]
 800b6ae:	46a2      	mov	sl, r4
 800b6b0:	e7d2      	b.n	800b658 <_svfiprintf_r+0xa0>
 800b6b2:	9b03      	ldr	r3, [sp, #12]
 800b6b4:	1d19      	adds	r1, r3, #4
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	9103      	str	r1, [sp, #12]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	bfbb      	ittet	lt
 800b6be:	425b      	neglt	r3, r3
 800b6c0:	f042 0202 	orrlt.w	r2, r2, #2
 800b6c4:	9307      	strge	r3, [sp, #28]
 800b6c6:	9307      	strlt	r3, [sp, #28]
 800b6c8:	bfb8      	it	lt
 800b6ca:	9204      	strlt	r2, [sp, #16]
 800b6cc:	7823      	ldrb	r3, [r4, #0]
 800b6ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6d0:	d10a      	bne.n	800b6e8 <_svfiprintf_r+0x130>
 800b6d2:	7863      	ldrb	r3, [r4, #1]
 800b6d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6d6:	d132      	bne.n	800b73e <_svfiprintf_r+0x186>
 800b6d8:	9b03      	ldr	r3, [sp, #12]
 800b6da:	1d1a      	adds	r2, r3, #4
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	9203      	str	r2, [sp, #12]
 800b6e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b6e4:	3402      	adds	r4, #2
 800b6e6:	9305      	str	r3, [sp, #20]
 800b6e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b7ac <_svfiprintf_r+0x1f4>
 800b6ec:	7821      	ldrb	r1, [r4, #0]
 800b6ee:	2203      	movs	r2, #3
 800b6f0:	4650      	mov	r0, sl
 800b6f2:	f7f4 fd85 	bl	8000200 <memchr>
 800b6f6:	b138      	cbz	r0, 800b708 <_svfiprintf_r+0x150>
 800b6f8:	9b04      	ldr	r3, [sp, #16]
 800b6fa:	eba0 000a 	sub.w	r0, r0, sl
 800b6fe:	2240      	movs	r2, #64	@ 0x40
 800b700:	4082      	lsls	r2, r0
 800b702:	4313      	orrs	r3, r2
 800b704:	3401      	adds	r4, #1
 800b706:	9304      	str	r3, [sp, #16]
 800b708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b70c:	4824      	ldr	r0, [pc, #144]	@ (800b7a0 <_svfiprintf_r+0x1e8>)
 800b70e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b712:	2206      	movs	r2, #6
 800b714:	f7f4 fd74 	bl	8000200 <memchr>
 800b718:	2800      	cmp	r0, #0
 800b71a:	d036      	beq.n	800b78a <_svfiprintf_r+0x1d2>
 800b71c:	4b21      	ldr	r3, [pc, #132]	@ (800b7a4 <_svfiprintf_r+0x1ec>)
 800b71e:	bb1b      	cbnz	r3, 800b768 <_svfiprintf_r+0x1b0>
 800b720:	9b03      	ldr	r3, [sp, #12]
 800b722:	3307      	adds	r3, #7
 800b724:	f023 0307 	bic.w	r3, r3, #7
 800b728:	3308      	adds	r3, #8
 800b72a:	9303      	str	r3, [sp, #12]
 800b72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b72e:	4433      	add	r3, r6
 800b730:	9309      	str	r3, [sp, #36]	@ 0x24
 800b732:	e76a      	b.n	800b60a <_svfiprintf_r+0x52>
 800b734:	fb0c 3202 	mla	r2, ip, r2, r3
 800b738:	460c      	mov	r4, r1
 800b73a:	2001      	movs	r0, #1
 800b73c:	e7a8      	b.n	800b690 <_svfiprintf_r+0xd8>
 800b73e:	2300      	movs	r3, #0
 800b740:	3401      	adds	r4, #1
 800b742:	9305      	str	r3, [sp, #20]
 800b744:	4619      	mov	r1, r3
 800b746:	f04f 0c0a 	mov.w	ip, #10
 800b74a:	4620      	mov	r0, r4
 800b74c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b750:	3a30      	subs	r2, #48	@ 0x30
 800b752:	2a09      	cmp	r2, #9
 800b754:	d903      	bls.n	800b75e <_svfiprintf_r+0x1a6>
 800b756:	2b00      	cmp	r3, #0
 800b758:	d0c6      	beq.n	800b6e8 <_svfiprintf_r+0x130>
 800b75a:	9105      	str	r1, [sp, #20]
 800b75c:	e7c4      	b.n	800b6e8 <_svfiprintf_r+0x130>
 800b75e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b762:	4604      	mov	r4, r0
 800b764:	2301      	movs	r3, #1
 800b766:	e7f0      	b.n	800b74a <_svfiprintf_r+0x192>
 800b768:	ab03      	add	r3, sp, #12
 800b76a:	9300      	str	r3, [sp, #0]
 800b76c:	462a      	mov	r2, r5
 800b76e:	4b0e      	ldr	r3, [pc, #56]	@ (800b7a8 <_svfiprintf_r+0x1f0>)
 800b770:	a904      	add	r1, sp, #16
 800b772:	4638      	mov	r0, r7
 800b774:	f7fe faf2 	bl	8009d5c <_printf_float>
 800b778:	1c42      	adds	r2, r0, #1
 800b77a:	4606      	mov	r6, r0
 800b77c:	d1d6      	bne.n	800b72c <_svfiprintf_r+0x174>
 800b77e:	89ab      	ldrh	r3, [r5, #12]
 800b780:	065b      	lsls	r3, r3, #25
 800b782:	f53f af2d 	bmi.w	800b5e0 <_svfiprintf_r+0x28>
 800b786:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b788:	e72c      	b.n	800b5e4 <_svfiprintf_r+0x2c>
 800b78a:	ab03      	add	r3, sp, #12
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	462a      	mov	r2, r5
 800b790:	4b05      	ldr	r3, [pc, #20]	@ (800b7a8 <_svfiprintf_r+0x1f0>)
 800b792:	a904      	add	r1, sp, #16
 800b794:	4638      	mov	r0, r7
 800b796:	f7fe fd79 	bl	800a28c <_printf_i>
 800b79a:	e7ed      	b.n	800b778 <_svfiprintf_r+0x1c0>
 800b79c:	0800d561 	.word	0x0800d561
 800b7a0:	0800d56b 	.word	0x0800d56b
 800b7a4:	08009d5d 	.word	0x08009d5d
 800b7a8:	0800b501 	.word	0x0800b501
 800b7ac:	0800d567 	.word	0x0800d567

0800b7b0 <malloc>:
 800b7b0:	4b02      	ldr	r3, [pc, #8]	@ (800b7bc <malloc+0xc>)
 800b7b2:	4601      	mov	r1, r0
 800b7b4:	6818      	ldr	r0, [r3, #0]
 800b7b6:	f000 b825 	b.w	800b804 <_malloc_r>
 800b7ba:	bf00      	nop
 800b7bc:	200000cc 	.word	0x200000cc

0800b7c0 <sbrk_aligned>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	4e0f      	ldr	r6, [pc, #60]	@ (800b800 <sbrk_aligned+0x40>)
 800b7c4:	460c      	mov	r4, r1
 800b7c6:	6831      	ldr	r1, [r6, #0]
 800b7c8:	4605      	mov	r5, r0
 800b7ca:	b911      	cbnz	r1, 800b7d2 <sbrk_aligned+0x12>
 800b7cc:	f000 fda6 	bl	800c31c <_sbrk_r>
 800b7d0:	6030      	str	r0, [r6, #0]
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	f000 fda1 	bl	800c31c <_sbrk_r>
 800b7da:	1c43      	adds	r3, r0, #1
 800b7dc:	d103      	bne.n	800b7e6 <sbrk_aligned+0x26>
 800b7de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b7e2:	4620      	mov	r0, r4
 800b7e4:	bd70      	pop	{r4, r5, r6, pc}
 800b7e6:	1cc4      	adds	r4, r0, #3
 800b7e8:	f024 0403 	bic.w	r4, r4, #3
 800b7ec:	42a0      	cmp	r0, r4
 800b7ee:	d0f8      	beq.n	800b7e2 <sbrk_aligned+0x22>
 800b7f0:	1a21      	subs	r1, r4, r0
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	f000 fd92 	bl	800c31c <_sbrk_r>
 800b7f8:	3001      	adds	r0, #1
 800b7fa:	d1f2      	bne.n	800b7e2 <sbrk_aligned+0x22>
 800b7fc:	e7ef      	b.n	800b7de <sbrk_aligned+0x1e>
 800b7fe:	bf00      	nop
 800b800:	200009ac 	.word	0x200009ac

0800b804 <_malloc_r>:
 800b804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b808:	1ccd      	adds	r5, r1, #3
 800b80a:	f025 0503 	bic.w	r5, r5, #3
 800b80e:	3508      	adds	r5, #8
 800b810:	2d0c      	cmp	r5, #12
 800b812:	bf38      	it	cc
 800b814:	250c      	movcc	r5, #12
 800b816:	2d00      	cmp	r5, #0
 800b818:	4606      	mov	r6, r0
 800b81a:	db01      	blt.n	800b820 <_malloc_r+0x1c>
 800b81c:	42a9      	cmp	r1, r5
 800b81e:	d904      	bls.n	800b82a <_malloc_r+0x26>
 800b820:	230c      	movs	r3, #12
 800b822:	6033      	str	r3, [r6, #0]
 800b824:	2000      	movs	r0, #0
 800b826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b82a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b900 <_malloc_r+0xfc>
 800b82e:	f000 f915 	bl	800ba5c <__malloc_lock>
 800b832:	f8d8 3000 	ldr.w	r3, [r8]
 800b836:	461c      	mov	r4, r3
 800b838:	bb44      	cbnz	r4, 800b88c <_malloc_r+0x88>
 800b83a:	4629      	mov	r1, r5
 800b83c:	4630      	mov	r0, r6
 800b83e:	f7ff ffbf 	bl	800b7c0 <sbrk_aligned>
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	4604      	mov	r4, r0
 800b846:	d158      	bne.n	800b8fa <_malloc_r+0xf6>
 800b848:	f8d8 4000 	ldr.w	r4, [r8]
 800b84c:	4627      	mov	r7, r4
 800b84e:	2f00      	cmp	r7, #0
 800b850:	d143      	bne.n	800b8da <_malloc_r+0xd6>
 800b852:	2c00      	cmp	r4, #0
 800b854:	d04b      	beq.n	800b8ee <_malloc_r+0xea>
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	4639      	mov	r1, r7
 800b85a:	4630      	mov	r0, r6
 800b85c:	eb04 0903 	add.w	r9, r4, r3
 800b860:	f000 fd5c 	bl	800c31c <_sbrk_r>
 800b864:	4581      	cmp	r9, r0
 800b866:	d142      	bne.n	800b8ee <_malloc_r+0xea>
 800b868:	6821      	ldr	r1, [r4, #0]
 800b86a:	1a6d      	subs	r5, r5, r1
 800b86c:	4629      	mov	r1, r5
 800b86e:	4630      	mov	r0, r6
 800b870:	f7ff ffa6 	bl	800b7c0 <sbrk_aligned>
 800b874:	3001      	adds	r0, #1
 800b876:	d03a      	beq.n	800b8ee <_malloc_r+0xea>
 800b878:	6823      	ldr	r3, [r4, #0]
 800b87a:	442b      	add	r3, r5
 800b87c:	6023      	str	r3, [r4, #0]
 800b87e:	f8d8 3000 	ldr.w	r3, [r8]
 800b882:	685a      	ldr	r2, [r3, #4]
 800b884:	bb62      	cbnz	r2, 800b8e0 <_malloc_r+0xdc>
 800b886:	f8c8 7000 	str.w	r7, [r8]
 800b88a:	e00f      	b.n	800b8ac <_malloc_r+0xa8>
 800b88c:	6822      	ldr	r2, [r4, #0]
 800b88e:	1b52      	subs	r2, r2, r5
 800b890:	d420      	bmi.n	800b8d4 <_malloc_r+0xd0>
 800b892:	2a0b      	cmp	r2, #11
 800b894:	d917      	bls.n	800b8c6 <_malloc_r+0xc2>
 800b896:	1961      	adds	r1, r4, r5
 800b898:	42a3      	cmp	r3, r4
 800b89a:	6025      	str	r5, [r4, #0]
 800b89c:	bf18      	it	ne
 800b89e:	6059      	strne	r1, [r3, #4]
 800b8a0:	6863      	ldr	r3, [r4, #4]
 800b8a2:	bf08      	it	eq
 800b8a4:	f8c8 1000 	streq.w	r1, [r8]
 800b8a8:	5162      	str	r2, [r4, r5]
 800b8aa:	604b      	str	r3, [r1, #4]
 800b8ac:	4630      	mov	r0, r6
 800b8ae:	f000 f8db 	bl	800ba68 <__malloc_unlock>
 800b8b2:	f104 000b 	add.w	r0, r4, #11
 800b8b6:	1d23      	adds	r3, r4, #4
 800b8b8:	f020 0007 	bic.w	r0, r0, #7
 800b8bc:	1ac2      	subs	r2, r0, r3
 800b8be:	bf1c      	itt	ne
 800b8c0:	1a1b      	subne	r3, r3, r0
 800b8c2:	50a3      	strne	r3, [r4, r2]
 800b8c4:	e7af      	b.n	800b826 <_malloc_r+0x22>
 800b8c6:	6862      	ldr	r2, [r4, #4]
 800b8c8:	42a3      	cmp	r3, r4
 800b8ca:	bf0c      	ite	eq
 800b8cc:	f8c8 2000 	streq.w	r2, [r8]
 800b8d0:	605a      	strne	r2, [r3, #4]
 800b8d2:	e7eb      	b.n	800b8ac <_malloc_r+0xa8>
 800b8d4:	4623      	mov	r3, r4
 800b8d6:	6864      	ldr	r4, [r4, #4]
 800b8d8:	e7ae      	b.n	800b838 <_malloc_r+0x34>
 800b8da:	463c      	mov	r4, r7
 800b8dc:	687f      	ldr	r7, [r7, #4]
 800b8de:	e7b6      	b.n	800b84e <_malloc_r+0x4a>
 800b8e0:	461a      	mov	r2, r3
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	42a3      	cmp	r3, r4
 800b8e6:	d1fb      	bne.n	800b8e0 <_malloc_r+0xdc>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	6053      	str	r3, [r2, #4]
 800b8ec:	e7de      	b.n	800b8ac <_malloc_r+0xa8>
 800b8ee:	230c      	movs	r3, #12
 800b8f0:	6033      	str	r3, [r6, #0]
 800b8f2:	4630      	mov	r0, r6
 800b8f4:	f000 f8b8 	bl	800ba68 <__malloc_unlock>
 800b8f8:	e794      	b.n	800b824 <_malloc_r+0x20>
 800b8fa:	6005      	str	r5, [r0, #0]
 800b8fc:	e7d6      	b.n	800b8ac <_malloc_r+0xa8>
 800b8fe:	bf00      	nop
 800b900:	200009b0 	.word	0x200009b0

0800b904 <__sflush_r>:
 800b904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b90c:	0716      	lsls	r6, r2, #28
 800b90e:	4605      	mov	r5, r0
 800b910:	460c      	mov	r4, r1
 800b912:	d454      	bmi.n	800b9be <__sflush_r+0xba>
 800b914:	684b      	ldr	r3, [r1, #4]
 800b916:	2b00      	cmp	r3, #0
 800b918:	dc02      	bgt.n	800b920 <__sflush_r+0x1c>
 800b91a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	dd48      	ble.n	800b9b2 <__sflush_r+0xae>
 800b920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b922:	2e00      	cmp	r6, #0
 800b924:	d045      	beq.n	800b9b2 <__sflush_r+0xae>
 800b926:	2300      	movs	r3, #0
 800b928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b92c:	682f      	ldr	r7, [r5, #0]
 800b92e:	6a21      	ldr	r1, [r4, #32]
 800b930:	602b      	str	r3, [r5, #0]
 800b932:	d030      	beq.n	800b996 <__sflush_r+0x92>
 800b934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b936:	89a3      	ldrh	r3, [r4, #12]
 800b938:	0759      	lsls	r1, r3, #29
 800b93a:	d505      	bpl.n	800b948 <__sflush_r+0x44>
 800b93c:	6863      	ldr	r3, [r4, #4]
 800b93e:	1ad2      	subs	r2, r2, r3
 800b940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b942:	b10b      	cbz	r3, 800b948 <__sflush_r+0x44>
 800b944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b946:	1ad2      	subs	r2, r2, r3
 800b948:	2300      	movs	r3, #0
 800b94a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b94c:	6a21      	ldr	r1, [r4, #32]
 800b94e:	4628      	mov	r0, r5
 800b950:	47b0      	blx	r6
 800b952:	1c43      	adds	r3, r0, #1
 800b954:	89a3      	ldrh	r3, [r4, #12]
 800b956:	d106      	bne.n	800b966 <__sflush_r+0x62>
 800b958:	6829      	ldr	r1, [r5, #0]
 800b95a:	291d      	cmp	r1, #29
 800b95c:	d82b      	bhi.n	800b9b6 <__sflush_r+0xb2>
 800b95e:	4a2a      	ldr	r2, [pc, #168]	@ (800ba08 <__sflush_r+0x104>)
 800b960:	410a      	asrs	r2, r1
 800b962:	07d6      	lsls	r6, r2, #31
 800b964:	d427      	bmi.n	800b9b6 <__sflush_r+0xb2>
 800b966:	2200      	movs	r2, #0
 800b968:	6062      	str	r2, [r4, #4]
 800b96a:	04d9      	lsls	r1, r3, #19
 800b96c:	6922      	ldr	r2, [r4, #16]
 800b96e:	6022      	str	r2, [r4, #0]
 800b970:	d504      	bpl.n	800b97c <__sflush_r+0x78>
 800b972:	1c42      	adds	r2, r0, #1
 800b974:	d101      	bne.n	800b97a <__sflush_r+0x76>
 800b976:	682b      	ldr	r3, [r5, #0]
 800b978:	b903      	cbnz	r3, 800b97c <__sflush_r+0x78>
 800b97a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b97c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b97e:	602f      	str	r7, [r5, #0]
 800b980:	b1b9      	cbz	r1, 800b9b2 <__sflush_r+0xae>
 800b982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b986:	4299      	cmp	r1, r3
 800b988:	d002      	beq.n	800b990 <__sflush_r+0x8c>
 800b98a:	4628      	mov	r0, r5
 800b98c:	f000 fd12 	bl	800c3b4 <_free_r>
 800b990:	2300      	movs	r3, #0
 800b992:	6363      	str	r3, [r4, #52]	@ 0x34
 800b994:	e00d      	b.n	800b9b2 <__sflush_r+0xae>
 800b996:	2301      	movs	r3, #1
 800b998:	4628      	mov	r0, r5
 800b99a:	47b0      	blx	r6
 800b99c:	4602      	mov	r2, r0
 800b99e:	1c50      	adds	r0, r2, #1
 800b9a0:	d1c9      	bne.n	800b936 <__sflush_r+0x32>
 800b9a2:	682b      	ldr	r3, [r5, #0]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d0c6      	beq.n	800b936 <__sflush_r+0x32>
 800b9a8:	2b1d      	cmp	r3, #29
 800b9aa:	d001      	beq.n	800b9b0 <__sflush_r+0xac>
 800b9ac:	2b16      	cmp	r3, #22
 800b9ae:	d11e      	bne.n	800b9ee <__sflush_r+0xea>
 800b9b0:	602f      	str	r7, [r5, #0]
 800b9b2:	2000      	movs	r0, #0
 800b9b4:	e022      	b.n	800b9fc <__sflush_r+0xf8>
 800b9b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9ba:	b21b      	sxth	r3, r3
 800b9bc:	e01b      	b.n	800b9f6 <__sflush_r+0xf2>
 800b9be:	690f      	ldr	r7, [r1, #16]
 800b9c0:	2f00      	cmp	r7, #0
 800b9c2:	d0f6      	beq.n	800b9b2 <__sflush_r+0xae>
 800b9c4:	0793      	lsls	r3, r2, #30
 800b9c6:	680e      	ldr	r6, [r1, #0]
 800b9c8:	bf08      	it	eq
 800b9ca:	694b      	ldreq	r3, [r1, #20]
 800b9cc:	600f      	str	r7, [r1, #0]
 800b9ce:	bf18      	it	ne
 800b9d0:	2300      	movne	r3, #0
 800b9d2:	eba6 0807 	sub.w	r8, r6, r7
 800b9d6:	608b      	str	r3, [r1, #8]
 800b9d8:	f1b8 0f00 	cmp.w	r8, #0
 800b9dc:	dde9      	ble.n	800b9b2 <__sflush_r+0xae>
 800b9de:	6a21      	ldr	r1, [r4, #32]
 800b9e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b9e2:	4643      	mov	r3, r8
 800b9e4:	463a      	mov	r2, r7
 800b9e6:	4628      	mov	r0, r5
 800b9e8:	47b0      	blx	r6
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	dc08      	bgt.n	800ba00 <__sflush_r+0xfc>
 800b9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9f6:	81a3      	strh	r3, [r4, #12]
 800b9f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba00:	4407      	add	r7, r0
 800ba02:	eba8 0800 	sub.w	r8, r8, r0
 800ba06:	e7e7      	b.n	800b9d8 <__sflush_r+0xd4>
 800ba08:	dfbffffe 	.word	0xdfbffffe

0800ba0c <_fflush_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	690b      	ldr	r3, [r1, #16]
 800ba10:	4605      	mov	r5, r0
 800ba12:	460c      	mov	r4, r1
 800ba14:	b913      	cbnz	r3, 800ba1c <_fflush_r+0x10>
 800ba16:	2500      	movs	r5, #0
 800ba18:	4628      	mov	r0, r5
 800ba1a:	bd38      	pop	{r3, r4, r5, pc}
 800ba1c:	b118      	cbz	r0, 800ba26 <_fflush_r+0x1a>
 800ba1e:	6a03      	ldr	r3, [r0, #32]
 800ba20:	b90b      	cbnz	r3, 800ba26 <_fflush_r+0x1a>
 800ba22:	f7fe fe7f 	bl	800a724 <__sinit>
 800ba26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d0f3      	beq.n	800ba16 <_fflush_r+0xa>
 800ba2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ba30:	07d0      	lsls	r0, r2, #31
 800ba32:	d404      	bmi.n	800ba3e <_fflush_r+0x32>
 800ba34:	0599      	lsls	r1, r3, #22
 800ba36:	d402      	bmi.n	800ba3e <_fflush_r+0x32>
 800ba38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba3a:	f7fe fef4 	bl	800a826 <__retarget_lock_acquire_recursive>
 800ba3e:	4628      	mov	r0, r5
 800ba40:	4621      	mov	r1, r4
 800ba42:	f7ff ff5f 	bl	800b904 <__sflush_r>
 800ba46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba48:	07da      	lsls	r2, r3, #31
 800ba4a:	4605      	mov	r5, r0
 800ba4c:	d4e4      	bmi.n	800ba18 <_fflush_r+0xc>
 800ba4e:	89a3      	ldrh	r3, [r4, #12]
 800ba50:	059b      	lsls	r3, r3, #22
 800ba52:	d4e1      	bmi.n	800ba18 <_fflush_r+0xc>
 800ba54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba56:	f7fe fee7 	bl	800a828 <__retarget_lock_release_recursive>
 800ba5a:	e7dd      	b.n	800ba18 <_fflush_r+0xc>

0800ba5c <__malloc_lock>:
 800ba5c:	4801      	ldr	r0, [pc, #4]	@ (800ba64 <__malloc_lock+0x8>)
 800ba5e:	f7fe bee2 	b.w	800a826 <__retarget_lock_acquire_recursive>
 800ba62:	bf00      	nop
 800ba64:	200009a8 	.word	0x200009a8

0800ba68 <__malloc_unlock>:
 800ba68:	4801      	ldr	r0, [pc, #4]	@ (800ba70 <__malloc_unlock+0x8>)
 800ba6a:	f7fe bedd 	b.w	800a828 <__retarget_lock_release_recursive>
 800ba6e:	bf00      	nop
 800ba70:	200009a8 	.word	0x200009a8

0800ba74 <_Balloc>:
 800ba74:	b570      	push	{r4, r5, r6, lr}
 800ba76:	69c6      	ldr	r6, [r0, #28]
 800ba78:	4604      	mov	r4, r0
 800ba7a:	460d      	mov	r5, r1
 800ba7c:	b976      	cbnz	r6, 800ba9c <_Balloc+0x28>
 800ba7e:	2010      	movs	r0, #16
 800ba80:	f7ff fe96 	bl	800b7b0 <malloc>
 800ba84:	4602      	mov	r2, r0
 800ba86:	61e0      	str	r0, [r4, #28]
 800ba88:	b920      	cbnz	r0, 800ba94 <_Balloc+0x20>
 800ba8a:	4b18      	ldr	r3, [pc, #96]	@ (800baec <_Balloc+0x78>)
 800ba8c:	4818      	ldr	r0, [pc, #96]	@ (800baf0 <_Balloc+0x7c>)
 800ba8e:	216b      	movs	r1, #107	@ 0x6b
 800ba90:	f7fe fecc 	bl	800a82c <__assert_func>
 800ba94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba98:	6006      	str	r6, [r0, #0]
 800ba9a:	60c6      	str	r6, [r0, #12]
 800ba9c:	69e6      	ldr	r6, [r4, #28]
 800ba9e:	68f3      	ldr	r3, [r6, #12]
 800baa0:	b183      	cbz	r3, 800bac4 <_Balloc+0x50>
 800baa2:	69e3      	ldr	r3, [r4, #28]
 800baa4:	68db      	ldr	r3, [r3, #12]
 800baa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800baaa:	b9b8      	cbnz	r0, 800badc <_Balloc+0x68>
 800baac:	2101      	movs	r1, #1
 800baae:	fa01 f605 	lsl.w	r6, r1, r5
 800bab2:	1d72      	adds	r2, r6, #5
 800bab4:	0092      	lsls	r2, r2, #2
 800bab6:	4620      	mov	r0, r4
 800bab8:	f000 fc67 	bl	800c38a <_calloc_r>
 800babc:	b160      	cbz	r0, 800bad8 <_Balloc+0x64>
 800babe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bac2:	e00e      	b.n	800bae2 <_Balloc+0x6e>
 800bac4:	2221      	movs	r2, #33	@ 0x21
 800bac6:	2104      	movs	r1, #4
 800bac8:	4620      	mov	r0, r4
 800baca:	f000 fc5e 	bl	800c38a <_calloc_r>
 800bace:	69e3      	ldr	r3, [r4, #28]
 800bad0:	60f0      	str	r0, [r6, #12]
 800bad2:	68db      	ldr	r3, [r3, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d1e4      	bne.n	800baa2 <_Balloc+0x2e>
 800bad8:	2000      	movs	r0, #0
 800bada:	bd70      	pop	{r4, r5, r6, pc}
 800badc:	6802      	ldr	r2, [r0, #0]
 800bade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bae2:	2300      	movs	r3, #0
 800bae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bae8:	e7f7      	b.n	800bada <_Balloc+0x66>
 800baea:	bf00      	nop
 800baec:	0800d440 	.word	0x0800d440
 800baf0:	0800d572 	.word	0x0800d572

0800baf4 <_Bfree>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	69c6      	ldr	r6, [r0, #28]
 800baf8:	4605      	mov	r5, r0
 800bafa:	460c      	mov	r4, r1
 800bafc:	b976      	cbnz	r6, 800bb1c <_Bfree+0x28>
 800bafe:	2010      	movs	r0, #16
 800bb00:	f7ff fe56 	bl	800b7b0 <malloc>
 800bb04:	4602      	mov	r2, r0
 800bb06:	61e8      	str	r0, [r5, #28]
 800bb08:	b920      	cbnz	r0, 800bb14 <_Bfree+0x20>
 800bb0a:	4b09      	ldr	r3, [pc, #36]	@ (800bb30 <_Bfree+0x3c>)
 800bb0c:	4809      	ldr	r0, [pc, #36]	@ (800bb34 <_Bfree+0x40>)
 800bb0e:	218f      	movs	r1, #143	@ 0x8f
 800bb10:	f7fe fe8c 	bl	800a82c <__assert_func>
 800bb14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb18:	6006      	str	r6, [r0, #0]
 800bb1a:	60c6      	str	r6, [r0, #12]
 800bb1c:	b13c      	cbz	r4, 800bb2e <_Bfree+0x3a>
 800bb1e:	69eb      	ldr	r3, [r5, #28]
 800bb20:	6862      	ldr	r2, [r4, #4]
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb28:	6021      	str	r1, [r4, #0]
 800bb2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb2e:	bd70      	pop	{r4, r5, r6, pc}
 800bb30:	0800d440 	.word	0x0800d440
 800bb34:	0800d572 	.word	0x0800d572

0800bb38 <__multadd>:
 800bb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3c:	690d      	ldr	r5, [r1, #16]
 800bb3e:	4607      	mov	r7, r0
 800bb40:	460c      	mov	r4, r1
 800bb42:	461e      	mov	r6, r3
 800bb44:	f101 0c14 	add.w	ip, r1, #20
 800bb48:	2000      	movs	r0, #0
 800bb4a:	f8dc 3000 	ldr.w	r3, [ip]
 800bb4e:	b299      	uxth	r1, r3
 800bb50:	fb02 6101 	mla	r1, r2, r1, r6
 800bb54:	0c1e      	lsrs	r6, r3, #16
 800bb56:	0c0b      	lsrs	r3, r1, #16
 800bb58:	fb02 3306 	mla	r3, r2, r6, r3
 800bb5c:	b289      	uxth	r1, r1
 800bb5e:	3001      	adds	r0, #1
 800bb60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bb64:	4285      	cmp	r5, r0
 800bb66:	f84c 1b04 	str.w	r1, [ip], #4
 800bb6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bb6e:	dcec      	bgt.n	800bb4a <__multadd+0x12>
 800bb70:	b30e      	cbz	r6, 800bbb6 <__multadd+0x7e>
 800bb72:	68a3      	ldr	r3, [r4, #8]
 800bb74:	42ab      	cmp	r3, r5
 800bb76:	dc19      	bgt.n	800bbac <__multadd+0x74>
 800bb78:	6861      	ldr	r1, [r4, #4]
 800bb7a:	4638      	mov	r0, r7
 800bb7c:	3101      	adds	r1, #1
 800bb7e:	f7ff ff79 	bl	800ba74 <_Balloc>
 800bb82:	4680      	mov	r8, r0
 800bb84:	b928      	cbnz	r0, 800bb92 <__multadd+0x5a>
 800bb86:	4602      	mov	r2, r0
 800bb88:	4b0c      	ldr	r3, [pc, #48]	@ (800bbbc <__multadd+0x84>)
 800bb8a:	480d      	ldr	r0, [pc, #52]	@ (800bbc0 <__multadd+0x88>)
 800bb8c:	21ba      	movs	r1, #186	@ 0xba
 800bb8e:	f7fe fe4d 	bl	800a82c <__assert_func>
 800bb92:	6922      	ldr	r2, [r4, #16]
 800bb94:	3202      	adds	r2, #2
 800bb96:	f104 010c 	add.w	r1, r4, #12
 800bb9a:	0092      	lsls	r2, r2, #2
 800bb9c:	300c      	adds	r0, #12
 800bb9e:	f000 fbdf 	bl	800c360 <memcpy>
 800bba2:	4621      	mov	r1, r4
 800bba4:	4638      	mov	r0, r7
 800bba6:	f7ff ffa5 	bl	800baf4 <_Bfree>
 800bbaa:	4644      	mov	r4, r8
 800bbac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bbb0:	3501      	adds	r5, #1
 800bbb2:	615e      	str	r6, [r3, #20]
 800bbb4:	6125      	str	r5, [r4, #16]
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbbc:	0800d550 	.word	0x0800d550
 800bbc0:	0800d572 	.word	0x0800d572

0800bbc4 <__hi0bits>:
 800bbc4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bbc8:	4603      	mov	r3, r0
 800bbca:	bf36      	itet	cc
 800bbcc:	0403      	lslcc	r3, r0, #16
 800bbce:	2000      	movcs	r0, #0
 800bbd0:	2010      	movcc	r0, #16
 800bbd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bbd6:	bf3c      	itt	cc
 800bbd8:	021b      	lslcc	r3, r3, #8
 800bbda:	3008      	addcc	r0, #8
 800bbdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbe0:	bf3c      	itt	cc
 800bbe2:	011b      	lslcc	r3, r3, #4
 800bbe4:	3004      	addcc	r0, #4
 800bbe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbea:	bf3c      	itt	cc
 800bbec:	009b      	lslcc	r3, r3, #2
 800bbee:	3002      	addcc	r0, #2
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	db05      	blt.n	800bc00 <__hi0bits+0x3c>
 800bbf4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bbf8:	f100 0001 	add.w	r0, r0, #1
 800bbfc:	bf08      	it	eq
 800bbfe:	2020      	moveq	r0, #32
 800bc00:	4770      	bx	lr

0800bc02 <__lo0bits>:
 800bc02:	6803      	ldr	r3, [r0, #0]
 800bc04:	4602      	mov	r2, r0
 800bc06:	f013 0007 	ands.w	r0, r3, #7
 800bc0a:	d00b      	beq.n	800bc24 <__lo0bits+0x22>
 800bc0c:	07d9      	lsls	r1, r3, #31
 800bc0e:	d421      	bmi.n	800bc54 <__lo0bits+0x52>
 800bc10:	0798      	lsls	r0, r3, #30
 800bc12:	bf49      	itett	mi
 800bc14:	085b      	lsrmi	r3, r3, #1
 800bc16:	089b      	lsrpl	r3, r3, #2
 800bc18:	2001      	movmi	r0, #1
 800bc1a:	6013      	strmi	r3, [r2, #0]
 800bc1c:	bf5c      	itt	pl
 800bc1e:	6013      	strpl	r3, [r2, #0]
 800bc20:	2002      	movpl	r0, #2
 800bc22:	4770      	bx	lr
 800bc24:	b299      	uxth	r1, r3
 800bc26:	b909      	cbnz	r1, 800bc2c <__lo0bits+0x2a>
 800bc28:	0c1b      	lsrs	r3, r3, #16
 800bc2a:	2010      	movs	r0, #16
 800bc2c:	b2d9      	uxtb	r1, r3
 800bc2e:	b909      	cbnz	r1, 800bc34 <__lo0bits+0x32>
 800bc30:	3008      	adds	r0, #8
 800bc32:	0a1b      	lsrs	r3, r3, #8
 800bc34:	0719      	lsls	r1, r3, #28
 800bc36:	bf04      	itt	eq
 800bc38:	091b      	lsreq	r3, r3, #4
 800bc3a:	3004      	addeq	r0, #4
 800bc3c:	0799      	lsls	r1, r3, #30
 800bc3e:	bf04      	itt	eq
 800bc40:	089b      	lsreq	r3, r3, #2
 800bc42:	3002      	addeq	r0, #2
 800bc44:	07d9      	lsls	r1, r3, #31
 800bc46:	d403      	bmi.n	800bc50 <__lo0bits+0x4e>
 800bc48:	085b      	lsrs	r3, r3, #1
 800bc4a:	f100 0001 	add.w	r0, r0, #1
 800bc4e:	d003      	beq.n	800bc58 <__lo0bits+0x56>
 800bc50:	6013      	str	r3, [r2, #0]
 800bc52:	4770      	bx	lr
 800bc54:	2000      	movs	r0, #0
 800bc56:	4770      	bx	lr
 800bc58:	2020      	movs	r0, #32
 800bc5a:	4770      	bx	lr

0800bc5c <__i2b>:
 800bc5c:	b510      	push	{r4, lr}
 800bc5e:	460c      	mov	r4, r1
 800bc60:	2101      	movs	r1, #1
 800bc62:	f7ff ff07 	bl	800ba74 <_Balloc>
 800bc66:	4602      	mov	r2, r0
 800bc68:	b928      	cbnz	r0, 800bc76 <__i2b+0x1a>
 800bc6a:	4b05      	ldr	r3, [pc, #20]	@ (800bc80 <__i2b+0x24>)
 800bc6c:	4805      	ldr	r0, [pc, #20]	@ (800bc84 <__i2b+0x28>)
 800bc6e:	f240 1145 	movw	r1, #325	@ 0x145
 800bc72:	f7fe fddb 	bl	800a82c <__assert_func>
 800bc76:	2301      	movs	r3, #1
 800bc78:	6144      	str	r4, [r0, #20]
 800bc7a:	6103      	str	r3, [r0, #16]
 800bc7c:	bd10      	pop	{r4, pc}
 800bc7e:	bf00      	nop
 800bc80:	0800d550 	.word	0x0800d550
 800bc84:	0800d572 	.word	0x0800d572

0800bc88 <__multiply>:
 800bc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	4614      	mov	r4, r2
 800bc8e:	690a      	ldr	r2, [r1, #16]
 800bc90:	6923      	ldr	r3, [r4, #16]
 800bc92:	429a      	cmp	r2, r3
 800bc94:	bfa8      	it	ge
 800bc96:	4623      	movge	r3, r4
 800bc98:	460f      	mov	r7, r1
 800bc9a:	bfa4      	itt	ge
 800bc9c:	460c      	movge	r4, r1
 800bc9e:	461f      	movge	r7, r3
 800bca0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bca4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bca8:	68a3      	ldr	r3, [r4, #8]
 800bcaa:	6861      	ldr	r1, [r4, #4]
 800bcac:	eb0a 0609 	add.w	r6, sl, r9
 800bcb0:	42b3      	cmp	r3, r6
 800bcb2:	b085      	sub	sp, #20
 800bcb4:	bfb8      	it	lt
 800bcb6:	3101      	addlt	r1, #1
 800bcb8:	f7ff fedc 	bl	800ba74 <_Balloc>
 800bcbc:	b930      	cbnz	r0, 800bccc <__multiply+0x44>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	4b44      	ldr	r3, [pc, #272]	@ (800bdd4 <__multiply+0x14c>)
 800bcc2:	4845      	ldr	r0, [pc, #276]	@ (800bdd8 <__multiply+0x150>)
 800bcc4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bcc8:	f7fe fdb0 	bl	800a82c <__assert_func>
 800bccc:	f100 0514 	add.w	r5, r0, #20
 800bcd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bcd4:	462b      	mov	r3, r5
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	4543      	cmp	r3, r8
 800bcda:	d321      	bcc.n	800bd20 <__multiply+0x98>
 800bcdc:	f107 0114 	add.w	r1, r7, #20
 800bce0:	f104 0214 	add.w	r2, r4, #20
 800bce4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bce8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bcec:	9302      	str	r3, [sp, #8]
 800bcee:	1b13      	subs	r3, r2, r4
 800bcf0:	3b15      	subs	r3, #21
 800bcf2:	f023 0303 	bic.w	r3, r3, #3
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	f104 0715 	add.w	r7, r4, #21
 800bcfc:	42ba      	cmp	r2, r7
 800bcfe:	bf38      	it	cc
 800bd00:	2304      	movcc	r3, #4
 800bd02:	9301      	str	r3, [sp, #4]
 800bd04:	9b02      	ldr	r3, [sp, #8]
 800bd06:	9103      	str	r1, [sp, #12]
 800bd08:	428b      	cmp	r3, r1
 800bd0a:	d80c      	bhi.n	800bd26 <__multiply+0x9e>
 800bd0c:	2e00      	cmp	r6, #0
 800bd0e:	dd03      	ble.n	800bd18 <__multiply+0x90>
 800bd10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d05b      	beq.n	800bdd0 <__multiply+0x148>
 800bd18:	6106      	str	r6, [r0, #16]
 800bd1a:	b005      	add	sp, #20
 800bd1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd20:	f843 2b04 	str.w	r2, [r3], #4
 800bd24:	e7d8      	b.n	800bcd8 <__multiply+0x50>
 800bd26:	f8b1 a000 	ldrh.w	sl, [r1]
 800bd2a:	f1ba 0f00 	cmp.w	sl, #0
 800bd2e:	d024      	beq.n	800bd7a <__multiply+0xf2>
 800bd30:	f104 0e14 	add.w	lr, r4, #20
 800bd34:	46a9      	mov	r9, r5
 800bd36:	f04f 0c00 	mov.w	ip, #0
 800bd3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bd3e:	f8d9 3000 	ldr.w	r3, [r9]
 800bd42:	fa1f fb87 	uxth.w	fp, r7
 800bd46:	b29b      	uxth	r3, r3
 800bd48:	fb0a 330b 	mla	r3, sl, fp, r3
 800bd4c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bd50:	f8d9 7000 	ldr.w	r7, [r9]
 800bd54:	4463      	add	r3, ip
 800bd56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bd5a:	fb0a c70b 	mla	r7, sl, fp, ip
 800bd5e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bd68:	4572      	cmp	r2, lr
 800bd6a:	f849 3b04 	str.w	r3, [r9], #4
 800bd6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bd72:	d8e2      	bhi.n	800bd3a <__multiply+0xb2>
 800bd74:	9b01      	ldr	r3, [sp, #4]
 800bd76:	f845 c003 	str.w	ip, [r5, r3]
 800bd7a:	9b03      	ldr	r3, [sp, #12]
 800bd7c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bd80:	3104      	adds	r1, #4
 800bd82:	f1b9 0f00 	cmp.w	r9, #0
 800bd86:	d021      	beq.n	800bdcc <__multiply+0x144>
 800bd88:	682b      	ldr	r3, [r5, #0]
 800bd8a:	f104 0c14 	add.w	ip, r4, #20
 800bd8e:	46ae      	mov	lr, r5
 800bd90:	f04f 0a00 	mov.w	sl, #0
 800bd94:	f8bc b000 	ldrh.w	fp, [ip]
 800bd98:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bd9c:	fb09 770b 	mla	r7, r9, fp, r7
 800bda0:	4457      	add	r7, sl
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bda8:	f84e 3b04 	str.w	r3, [lr], #4
 800bdac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bdb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdb4:	f8be 3000 	ldrh.w	r3, [lr]
 800bdb8:	fb09 330a 	mla	r3, r9, sl, r3
 800bdbc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bdc0:	4562      	cmp	r2, ip
 800bdc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdc6:	d8e5      	bhi.n	800bd94 <__multiply+0x10c>
 800bdc8:	9f01      	ldr	r7, [sp, #4]
 800bdca:	51eb      	str	r3, [r5, r7]
 800bdcc:	3504      	adds	r5, #4
 800bdce:	e799      	b.n	800bd04 <__multiply+0x7c>
 800bdd0:	3e01      	subs	r6, #1
 800bdd2:	e79b      	b.n	800bd0c <__multiply+0x84>
 800bdd4:	0800d550 	.word	0x0800d550
 800bdd8:	0800d572 	.word	0x0800d572

0800bddc <__pow5mult>:
 800bddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bde0:	4615      	mov	r5, r2
 800bde2:	f012 0203 	ands.w	r2, r2, #3
 800bde6:	4607      	mov	r7, r0
 800bde8:	460e      	mov	r6, r1
 800bdea:	d007      	beq.n	800bdfc <__pow5mult+0x20>
 800bdec:	4c25      	ldr	r4, [pc, #148]	@ (800be84 <__pow5mult+0xa8>)
 800bdee:	3a01      	subs	r2, #1
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bdf6:	f7ff fe9f 	bl	800bb38 <__multadd>
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	10ad      	asrs	r5, r5, #2
 800bdfe:	d03d      	beq.n	800be7c <__pow5mult+0xa0>
 800be00:	69fc      	ldr	r4, [r7, #28]
 800be02:	b97c      	cbnz	r4, 800be24 <__pow5mult+0x48>
 800be04:	2010      	movs	r0, #16
 800be06:	f7ff fcd3 	bl	800b7b0 <malloc>
 800be0a:	4602      	mov	r2, r0
 800be0c:	61f8      	str	r0, [r7, #28]
 800be0e:	b928      	cbnz	r0, 800be1c <__pow5mult+0x40>
 800be10:	4b1d      	ldr	r3, [pc, #116]	@ (800be88 <__pow5mult+0xac>)
 800be12:	481e      	ldr	r0, [pc, #120]	@ (800be8c <__pow5mult+0xb0>)
 800be14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800be18:	f7fe fd08 	bl	800a82c <__assert_func>
 800be1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be20:	6004      	str	r4, [r0, #0]
 800be22:	60c4      	str	r4, [r0, #12]
 800be24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800be28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be2c:	b94c      	cbnz	r4, 800be42 <__pow5mult+0x66>
 800be2e:	f240 2171 	movw	r1, #625	@ 0x271
 800be32:	4638      	mov	r0, r7
 800be34:	f7ff ff12 	bl	800bc5c <__i2b>
 800be38:	2300      	movs	r3, #0
 800be3a:	f8c8 0008 	str.w	r0, [r8, #8]
 800be3e:	4604      	mov	r4, r0
 800be40:	6003      	str	r3, [r0, #0]
 800be42:	f04f 0900 	mov.w	r9, #0
 800be46:	07eb      	lsls	r3, r5, #31
 800be48:	d50a      	bpl.n	800be60 <__pow5mult+0x84>
 800be4a:	4631      	mov	r1, r6
 800be4c:	4622      	mov	r2, r4
 800be4e:	4638      	mov	r0, r7
 800be50:	f7ff ff1a 	bl	800bc88 <__multiply>
 800be54:	4631      	mov	r1, r6
 800be56:	4680      	mov	r8, r0
 800be58:	4638      	mov	r0, r7
 800be5a:	f7ff fe4b 	bl	800baf4 <_Bfree>
 800be5e:	4646      	mov	r6, r8
 800be60:	106d      	asrs	r5, r5, #1
 800be62:	d00b      	beq.n	800be7c <__pow5mult+0xa0>
 800be64:	6820      	ldr	r0, [r4, #0]
 800be66:	b938      	cbnz	r0, 800be78 <__pow5mult+0x9c>
 800be68:	4622      	mov	r2, r4
 800be6a:	4621      	mov	r1, r4
 800be6c:	4638      	mov	r0, r7
 800be6e:	f7ff ff0b 	bl	800bc88 <__multiply>
 800be72:	6020      	str	r0, [r4, #0]
 800be74:	f8c0 9000 	str.w	r9, [r0]
 800be78:	4604      	mov	r4, r0
 800be7a:	e7e4      	b.n	800be46 <__pow5mult+0x6a>
 800be7c:	4630      	mov	r0, r6
 800be7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be82:	bf00      	nop
 800be84:	0800d5cc 	.word	0x0800d5cc
 800be88:	0800d440 	.word	0x0800d440
 800be8c:	0800d572 	.word	0x0800d572

0800be90 <__lshift>:
 800be90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be94:	460c      	mov	r4, r1
 800be96:	6849      	ldr	r1, [r1, #4]
 800be98:	6923      	ldr	r3, [r4, #16]
 800be9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be9e:	68a3      	ldr	r3, [r4, #8]
 800bea0:	4607      	mov	r7, r0
 800bea2:	4691      	mov	r9, r2
 800bea4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bea8:	f108 0601 	add.w	r6, r8, #1
 800beac:	42b3      	cmp	r3, r6
 800beae:	db0b      	blt.n	800bec8 <__lshift+0x38>
 800beb0:	4638      	mov	r0, r7
 800beb2:	f7ff fddf 	bl	800ba74 <_Balloc>
 800beb6:	4605      	mov	r5, r0
 800beb8:	b948      	cbnz	r0, 800bece <__lshift+0x3e>
 800beba:	4602      	mov	r2, r0
 800bebc:	4b28      	ldr	r3, [pc, #160]	@ (800bf60 <__lshift+0xd0>)
 800bebe:	4829      	ldr	r0, [pc, #164]	@ (800bf64 <__lshift+0xd4>)
 800bec0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bec4:	f7fe fcb2 	bl	800a82c <__assert_func>
 800bec8:	3101      	adds	r1, #1
 800beca:	005b      	lsls	r3, r3, #1
 800becc:	e7ee      	b.n	800beac <__lshift+0x1c>
 800bece:	2300      	movs	r3, #0
 800bed0:	f100 0114 	add.w	r1, r0, #20
 800bed4:	f100 0210 	add.w	r2, r0, #16
 800bed8:	4618      	mov	r0, r3
 800beda:	4553      	cmp	r3, sl
 800bedc:	db33      	blt.n	800bf46 <__lshift+0xb6>
 800bede:	6920      	ldr	r0, [r4, #16]
 800bee0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bee4:	f104 0314 	add.w	r3, r4, #20
 800bee8:	f019 091f 	ands.w	r9, r9, #31
 800beec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bef0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bef4:	d02b      	beq.n	800bf4e <__lshift+0xbe>
 800bef6:	f1c9 0e20 	rsb	lr, r9, #32
 800befa:	468a      	mov	sl, r1
 800befc:	2200      	movs	r2, #0
 800befe:	6818      	ldr	r0, [r3, #0]
 800bf00:	fa00 f009 	lsl.w	r0, r0, r9
 800bf04:	4310      	orrs	r0, r2
 800bf06:	f84a 0b04 	str.w	r0, [sl], #4
 800bf0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf0e:	459c      	cmp	ip, r3
 800bf10:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf14:	d8f3      	bhi.n	800befe <__lshift+0x6e>
 800bf16:	ebac 0304 	sub.w	r3, ip, r4
 800bf1a:	3b15      	subs	r3, #21
 800bf1c:	f023 0303 	bic.w	r3, r3, #3
 800bf20:	3304      	adds	r3, #4
 800bf22:	f104 0015 	add.w	r0, r4, #21
 800bf26:	4584      	cmp	ip, r0
 800bf28:	bf38      	it	cc
 800bf2a:	2304      	movcc	r3, #4
 800bf2c:	50ca      	str	r2, [r1, r3]
 800bf2e:	b10a      	cbz	r2, 800bf34 <__lshift+0xa4>
 800bf30:	f108 0602 	add.w	r6, r8, #2
 800bf34:	3e01      	subs	r6, #1
 800bf36:	4638      	mov	r0, r7
 800bf38:	612e      	str	r6, [r5, #16]
 800bf3a:	4621      	mov	r1, r4
 800bf3c:	f7ff fdda 	bl	800baf4 <_Bfree>
 800bf40:	4628      	mov	r0, r5
 800bf42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf46:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf4a:	3301      	adds	r3, #1
 800bf4c:	e7c5      	b.n	800beda <__lshift+0x4a>
 800bf4e:	3904      	subs	r1, #4
 800bf50:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf54:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf58:	459c      	cmp	ip, r3
 800bf5a:	d8f9      	bhi.n	800bf50 <__lshift+0xc0>
 800bf5c:	e7ea      	b.n	800bf34 <__lshift+0xa4>
 800bf5e:	bf00      	nop
 800bf60:	0800d550 	.word	0x0800d550
 800bf64:	0800d572 	.word	0x0800d572

0800bf68 <__mcmp>:
 800bf68:	690a      	ldr	r2, [r1, #16]
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	6900      	ldr	r0, [r0, #16]
 800bf6e:	1a80      	subs	r0, r0, r2
 800bf70:	b530      	push	{r4, r5, lr}
 800bf72:	d10e      	bne.n	800bf92 <__mcmp+0x2a>
 800bf74:	3314      	adds	r3, #20
 800bf76:	3114      	adds	r1, #20
 800bf78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bf7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bf80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf88:	4295      	cmp	r5, r2
 800bf8a:	d003      	beq.n	800bf94 <__mcmp+0x2c>
 800bf8c:	d205      	bcs.n	800bf9a <__mcmp+0x32>
 800bf8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf92:	bd30      	pop	{r4, r5, pc}
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	d3f3      	bcc.n	800bf80 <__mcmp+0x18>
 800bf98:	e7fb      	b.n	800bf92 <__mcmp+0x2a>
 800bf9a:	2001      	movs	r0, #1
 800bf9c:	e7f9      	b.n	800bf92 <__mcmp+0x2a>
	...

0800bfa0 <__mdiff>:
 800bfa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	4689      	mov	r9, r1
 800bfa6:	4606      	mov	r6, r0
 800bfa8:	4611      	mov	r1, r2
 800bfaa:	4648      	mov	r0, r9
 800bfac:	4614      	mov	r4, r2
 800bfae:	f7ff ffdb 	bl	800bf68 <__mcmp>
 800bfb2:	1e05      	subs	r5, r0, #0
 800bfb4:	d112      	bne.n	800bfdc <__mdiff+0x3c>
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	4630      	mov	r0, r6
 800bfba:	f7ff fd5b 	bl	800ba74 <_Balloc>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	b928      	cbnz	r0, 800bfce <__mdiff+0x2e>
 800bfc2:	4b3f      	ldr	r3, [pc, #252]	@ (800c0c0 <__mdiff+0x120>)
 800bfc4:	f240 2137 	movw	r1, #567	@ 0x237
 800bfc8:	483e      	ldr	r0, [pc, #248]	@ (800c0c4 <__mdiff+0x124>)
 800bfca:	f7fe fc2f 	bl	800a82c <__assert_func>
 800bfce:	2301      	movs	r3, #1
 800bfd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bfd4:	4610      	mov	r0, r2
 800bfd6:	b003      	add	sp, #12
 800bfd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfdc:	bfbc      	itt	lt
 800bfde:	464b      	movlt	r3, r9
 800bfe0:	46a1      	movlt	r9, r4
 800bfe2:	4630      	mov	r0, r6
 800bfe4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bfe8:	bfba      	itte	lt
 800bfea:	461c      	movlt	r4, r3
 800bfec:	2501      	movlt	r5, #1
 800bfee:	2500      	movge	r5, #0
 800bff0:	f7ff fd40 	bl	800ba74 <_Balloc>
 800bff4:	4602      	mov	r2, r0
 800bff6:	b918      	cbnz	r0, 800c000 <__mdiff+0x60>
 800bff8:	4b31      	ldr	r3, [pc, #196]	@ (800c0c0 <__mdiff+0x120>)
 800bffa:	f240 2145 	movw	r1, #581	@ 0x245
 800bffe:	e7e3      	b.n	800bfc8 <__mdiff+0x28>
 800c000:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c004:	6926      	ldr	r6, [r4, #16]
 800c006:	60c5      	str	r5, [r0, #12]
 800c008:	f109 0310 	add.w	r3, r9, #16
 800c00c:	f109 0514 	add.w	r5, r9, #20
 800c010:	f104 0e14 	add.w	lr, r4, #20
 800c014:	f100 0b14 	add.w	fp, r0, #20
 800c018:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c01c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c020:	9301      	str	r3, [sp, #4]
 800c022:	46d9      	mov	r9, fp
 800c024:	f04f 0c00 	mov.w	ip, #0
 800c028:	9b01      	ldr	r3, [sp, #4]
 800c02a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c02e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c032:	9301      	str	r3, [sp, #4]
 800c034:	fa1f f38a 	uxth.w	r3, sl
 800c038:	4619      	mov	r1, r3
 800c03a:	b283      	uxth	r3, r0
 800c03c:	1acb      	subs	r3, r1, r3
 800c03e:	0c00      	lsrs	r0, r0, #16
 800c040:	4463      	add	r3, ip
 800c042:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c046:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c04a:	b29b      	uxth	r3, r3
 800c04c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c050:	4576      	cmp	r6, lr
 800c052:	f849 3b04 	str.w	r3, [r9], #4
 800c056:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c05a:	d8e5      	bhi.n	800c028 <__mdiff+0x88>
 800c05c:	1b33      	subs	r3, r6, r4
 800c05e:	3b15      	subs	r3, #21
 800c060:	f023 0303 	bic.w	r3, r3, #3
 800c064:	3415      	adds	r4, #21
 800c066:	3304      	adds	r3, #4
 800c068:	42a6      	cmp	r6, r4
 800c06a:	bf38      	it	cc
 800c06c:	2304      	movcc	r3, #4
 800c06e:	441d      	add	r5, r3
 800c070:	445b      	add	r3, fp
 800c072:	461e      	mov	r6, r3
 800c074:	462c      	mov	r4, r5
 800c076:	4544      	cmp	r4, r8
 800c078:	d30e      	bcc.n	800c098 <__mdiff+0xf8>
 800c07a:	f108 0103 	add.w	r1, r8, #3
 800c07e:	1b49      	subs	r1, r1, r5
 800c080:	f021 0103 	bic.w	r1, r1, #3
 800c084:	3d03      	subs	r5, #3
 800c086:	45a8      	cmp	r8, r5
 800c088:	bf38      	it	cc
 800c08a:	2100      	movcc	r1, #0
 800c08c:	440b      	add	r3, r1
 800c08e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c092:	b191      	cbz	r1, 800c0ba <__mdiff+0x11a>
 800c094:	6117      	str	r7, [r2, #16]
 800c096:	e79d      	b.n	800bfd4 <__mdiff+0x34>
 800c098:	f854 1b04 	ldr.w	r1, [r4], #4
 800c09c:	46e6      	mov	lr, ip
 800c09e:	0c08      	lsrs	r0, r1, #16
 800c0a0:	fa1c fc81 	uxtah	ip, ip, r1
 800c0a4:	4471      	add	r1, lr
 800c0a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c0aa:	b289      	uxth	r1, r1
 800c0ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c0b0:	f846 1b04 	str.w	r1, [r6], #4
 800c0b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c0b8:	e7dd      	b.n	800c076 <__mdiff+0xd6>
 800c0ba:	3f01      	subs	r7, #1
 800c0bc:	e7e7      	b.n	800c08e <__mdiff+0xee>
 800c0be:	bf00      	nop
 800c0c0:	0800d550 	.word	0x0800d550
 800c0c4:	0800d572 	.word	0x0800d572

0800c0c8 <__d2b>:
 800c0c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0cc:	460f      	mov	r7, r1
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	ec59 8b10 	vmov	r8, r9, d0
 800c0d4:	4616      	mov	r6, r2
 800c0d6:	f7ff fccd 	bl	800ba74 <_Balloc>
 800c0da:	4604      	mov	r4, r0
 800c0dc:	b930      	cbnz	r0, 800c0ec <__d2b+0x24>
 800c0de:	4602      	mov	r2, r0
 800c0e0:	4b23      	ldr	r3, [pc, #140]	@ (800c170 <__d2b+0xa8>)
 800c0e2:	4824      	ldr	r0, [pc, #144]	@ (800c174 <__d2b+0xac>)
 800c0e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800c0e8:	f7fe fba0 	bl	800a82c <__assert_func>
 800c0ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c0f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c0f4:	b10d      	cbz	r5, 800c0fa <__d2b+0x32>
 800c0f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c0fa:	9301      	str	r3, [sp, #4]
 800c0fc:	f1b8 0300 	subs.w	r3, r8, #0
 800c100:	d023      	beq.n	800c14a <__d2b+0x82>
 800c102:	4668      	mov	r0, sp
 800c104:	9300      	str	r3, [sp, #0]
 800c106:	f7ff fd7c 	bl	800bc02 <__lo0bits>
 800c10a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c10e:	b1d0      	cbz	r0, 800c146 <__d2b+0x7e>
 800c110:	f1c0 0320 	rsb	r3, r0, #32
 800c114:	fa02 f303 	lsl.w	r3, r2, r3
 800c118:	430b      	orrs	r3, r1
 800c11a:	40c2      	lsrs	r2, r0
 800c11c:	6163      	str	r3, [r4, #20]
 800c11e:	9201      	str	r2, [sp, #4]
 800c120:	9b01      	ldr	r3, [sp, #4]
 800c122:	61a3      	str	r3, [r4, #24]
 800c124:	2b00      	cmp	r3, #0
 800c126:	bf0c      	ite	eq
 800c128:	2201      	moveq	r2, #1
 800c12a:	2202      	movne	r2, #2
 800c12c:	6122      	str	r2, [r4, #16]
 800c12e:	b1a5      	cbz	r5, 800c15a <__d2b+0x92>
 800c130:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c134:	4405      	add	r5, r0
 800c136:	603d      	str	r5, [r7, #0]
 800c138:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c13c:	6030      	str	r0, [r6, #0]
 800c13e:	4620      	mov	r0, r4
 800c140:	b003      	add	sp, #12
 800c142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c146:	6161      	str	r1, [r4, #20]
 800c148:	e7ea      	b.n	800c120 <__d2b+0x58>
 800c14a:	a801      	add	r0, sp, #4
 800c14c:	f7ff fd59 	bl	800bc02 <__lo0bits>
 800c150:	9b01      	ldr	r3, [sp, #4]
 800c152:	6163      	str	r3, [r4, #20]
 800c154:	3020      	adds	r0, #32
 800c156:	2201      	movs	r2, #1
 800c158:	e7e8      	b.n	800c12c <__d2b+0x64>
 800c15a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c15e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c162:	6038      	str	r0, [r7, #0]
 800c164:	6918      	ldr	r0, [r3, #16]
 800c166:	f7ff fd2d 	bl	800bbc4 <__hi0bits>
 800c16a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c16e:	e7e5      	b.n	800c13c <__d2b+0x74>
 800c170:	0800d550 	.word	0x0800d550
 800c174:	0800d572 	.word	0x0800d572

0800c178 <__sread>:
 800c178:	b510      	push	{r4, lr}
 800c17a:	460c      	mov	r4, r1
 800c17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c180:	f000 f8ba 	bl	800c2f8 <_read_r>
 800c184:	2800      	cmp	r0, #0
 800c186:	bfab      	itete	ge
 800c188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c18a:	89a3      	ldrhlt	r3, [r4, #12]
 800c18c:	181b      	addge	r3, r3, r0
 800c18e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c192:	bfac      	ite	ge
 800c194:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c196:	81a3      	strhlt	r3, [r4, #12]
 800c198:	bd10      	pop	{r4, pc}

0800c19a <__swrite>:
 800c19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c19e:	461f      	mov	r7, r3
 800c1a0:	898b      	ldrh	r3, [r1, #12]
 800c1a2:	05db      	lsls	r3, r3, #23
 800c1a4:	4605      	mov	r5, r0
 800c1a6:	460c      	mov	r4, r1
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	d505      	bpl.n	800c1b8 <__swrite+0x1e>
 800c1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f000 f88e 	bl	800c2d4 <_lseek_r>
 800c1b8:	89a3      	ldrh	r3, [r4, #12]
 800c1ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1c2:	81a3      	strh	r3, [r4, #12]
 800c1c4:	4632      	mov	r2, r6
 800c1c6:	463b      	mov	r3, r7
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ce:	f000 b8b5 	b.w	800c33c <_write_r>

0800c1d2 <__sseek>:
 800c1d2:	b510      	push	{r4, lr}
 800c1d4:	460c      	mov	r4, r1
 800c1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1da:	f000 f87b 	bl	800c2d4 <_lseek_r>
 800c1de:	1c43      	adds	r3, r0, #1
 800c1e0:	89a3      	ldrh	r3, [r4, #12]
 800c1e2:	bf15      	itete	ne
 800c1e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c1e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c1ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c1ee:	81a3      	strheq	r3, [r4, #12]
 800c1f0:	bf18      	it	ne
 800c1f2:	81a3      	strhne	r3, [r4, #12]
 800c1f4:	bd10      	pop	{r4, pc}

0800c1f6 <__sclose>:
 800c1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1fa:	f000 b85b 	b.w	800c2b4 <_close_r>
	...

0800c200 <fiprintf>:
 800c200:	b40e      	push	{r1, r2, r3}
 800c202:	b503      	push	{r0, r1, lr}
 800c204:	4601      	mov	r1, r0
 800c206:	ab03      	add	r3, sp, #12
 800c208:	4805      	ldr	r0, [pc, #20]	@ (800c220 <fiprintf+0x20>)
 800c20a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c20e:	6800      	ldr	r0, [r0, #0]
 800c210:	9301      	str	r3, [sp, #4]
 800c212:	f000 f943 	bl	800c49c <_vfiprintf_r>
 800c216:	b002      	add	sp, #8
 800c218:	f85d eb04 	ldr.w	lr, [sp], #4
 800c21c:	b003      	add	sp, #12
 800c21e:	4770      	bx	lr
 800c220:	200000cc 	.word	0x200000cc

0800c224 <_realloc_r>:
 800c224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c228:	4680      	mov	r8, r0
 800c22a:	4615      	mov	r5, r2
 800c22c:	460c      	mov	r4, r1
 800c22e:	b921      	cbnz	r1, 800c23a <_realloc_r+0x16>
 800c230:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c234:	4611      	mov	r1, r2
 800c236:	f7ff bae5 	b.w	800b804 <_malloc_r>
 800c23a:	b92a      	cbnz	r2, 800c248 <_realloc_r+0x24>
 800c23c:	f000 f8ba 	bl	800c3b4 <_free_r>
 800c240:	2400      	movs	r4, #0
 800c242:	4620      	mov	r0, r4
 800c244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c248:	f000 fa52 	bl	800c6f0 <_malloc_usable_size_r>
 800c24c:	4285      	cmp	r5, r0
 800c24e:	4606      	mov	r6, r0
 800c250:	d802      	bhi.n	800c258 <_realloc_r+0x34>
 800c252:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c256:	d8f4      	bhi.n	800c242 <_realloc_r+0x1e>
 800c258:	4629      	mov	r1, r5
 800c25a:	4640      	mov	r0, r8
 800c25c:	f7ff fad2 	bl	800b804 <_malloc_r>
 800c260:	4607      	mov	r7, r0
 800c262:	2800      	cmp	r0, #0
 800c264:	d0ec      	beq.n	800c240 <_realloc_r+0x1c>
 800c266:	42b5      	cmp	r5, r6
 800c268:	462a      	mov	r2, r5
 800c26a:	4621      	mov	r1, r4
 800c26c:	bf28      	it	cs
 800c26e:	4632      	movcs	r2, r6
 800c270:	f000 f876 	bl	800c360 <memcpy>
 800c274:	4621      	mov	r1, r4
 800c276:	4640      	mov	r0, r8
 800c278:	f000 f89c 	bl	800c3b4 <_free_r>
 800c27c:	463c      	mov	r4, r7
 800c27e:	e7e0      	b.n	800c242 <_realloc_r+0x1e>

0800c280 <memmove>:
 800c280:	4288      	cmp	r0, r1
 800c282:	b510      	push	{r4, lr}
 800c284:	eb01 0402 	add.w	r4, r1, r2
 800c288:	d902      	bls.n	800c290 <memmove+0x10>
 800c28a:	4284      	cmp	r4, r0
 800c28c:	4623      	mov	r3, r4
 800c28e:	d807      	bhi.n	800c2a0 <memmove+0x20>
 800c290:	1e43      	subs	r3, r0, #1
 800c292:	42a1      	cmp	r1, r4
 800c294:	d008      	beq.n	800c2a8 <memmove+0x28>
 800c296:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c29a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c29e:	e7f8      	b.n	800c292 <memmove+0x12>
 800c2a0:	4402      	add	r2, r0
 800c2a2:	4601      	mov	r1, r0
 800c2a4:	428a      	cmp	r2, r1
 800c2a6:	d100      	bne.n	800c2aa <memmove+0x2a>
 800c2a8:	bd10      	pop	{r4, pc}
 800c2aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2b2:	e7f7      	b.n	800c2a4 <memmove+0x24>

0800c2b4 <_close_r>:
 800c2b4:	b538      	push	{r3, r4, r5, lr}
 800c2b6:	4d06      	ldr	r5, [pc, #24]	@ (800c2d0 <_close_r+0x1c>)
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	4608      	mov	r0, r1
 800c2be:	602b      	str	r3, [r5, #0]
 800c2c0:	f7f6 ffb2 	bl	8003228 <_close>
 800c2c4:	1c43      	adds	r3, r0, #1
 800c2c6:	d102      	bne.n	800c2ce <_close_r+0x1a>
 800c2c8:	682b      	ldr	r3, [r5, #0]
 800c2ca:	b103      	cbz	r3, 800c2ce <_close_r+0x1a>
 800c2cc:	6023      	str	r3, [r4, #0]
 800c2ce:	bd38      	pop	{r3, r4, r5, pc}
 800c2d0:	200009b4 	.word	0x200009b4

0800c2d4 <_lseek_r>:
 800c2d4:	b538      	push	{r3, r4, r5, lr}
 800c2d6:	4d07      	ldr	r5, [pc, #28]	@ (800c2f4 <_lseek_r+0x20>)
 800c2d8:	4604      	mov	r4, r0
 800c2da:	4608      	mov	r0, r1
 800c2dc:	4611      	mov	r1, r2
 800c2de:	2200      	movs	r2, #0
 800c2e0:	602a      	str	r2, [r5, #0]
 800c2e2:	461a      	mov	r2, r3
 800c2e4:	f7f6 ffc7 	bl	8003276 <_lseek>
 800c2e8:	1c43      	adds	r3, r0, #1
 800c2ea:	d102      	bne.n	800c2f2 <_lseek_r+0x1e>
 800c2ec:	682b      	ldr	r3, [r5, #0]
 800c2ee:	b103      	cbz	r3, 800c2f2 <_lseek_r+0x1e>
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	bd38      	pop	{r3, r4, r5, pc}
 800c2f4:	200009b4 	.word	0x200009b4

0800c2f8 <_read_r>:
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	4d07      	ldr	r5, [pc, #28]	@ (800c318 <_read_r+0x20>)
 800c2fc:	4604      	mov	r4, r0
 800c2fe:	4608      	mov	r0, r1
 800c300:	4611      	mov	r1, r2
 800c302:	2200      	movs	r2, #0
 800c304:	602a      	str	r2, [r5, #0]
 800c306:	461a      	mov	r2, r3
 800c308:	f7f6 ff55 	bl	80031b6 <_read>
 800c30c:	1c43      	adds	r3, r0, #1
 800c30e:	d102      	bne.n	800c316 <_read_r+0x1e>
 800c310:	682b      	ldr	r3, [r5, #0]
 800c312:	b103      	cbz	r3, 800c316 <_read_r+0x1e>
 800c314:	6023      	str	r3, [r4, #0]
 800c316:	bd38      	pop	{r3, r4, r5, pc}
 800c318:	200009b4 	.word	0x200009b4

0800c31c <_sbrk_r>:
 800c31c:	b538      	push	{r3, r4, r5, lr}
 800c31e:	4d06      	ldr	r5, [pc, #24]	@ (800c338 <_sbrk_r+0x1c>)
 800c320:	2300      	movs	r3, #0
 800c322:	4604      	mov	r4, r0
 800c324:	4608      	mov	r0, r1
 800c326:	602b      	str	r3, [r5, #0]
 800c328:	f7f6 ffb2 	bl	8003290 <_sbrk>
 800c32c:	1c43      	adds	r3, r0, #1
 800c32e:	d102      	bne.n	800c336 <_sbrk_r+0x1a>
 800c330:	682b      	ldr	r3, [r5, #0]
 800c332:	b103      	cbz	r3, 800c336 <_sbrk_r+0x1a>
 800c334:	6023      	str	r3, [r4, #0]
 800c336:	bd38      	pop	{r3, r4, r5, pc}
 800c338:	200009b4 	.word	0x200009b4

0800c33c <_write_r>:
 800c33c:	b538      	push	{r3, r4, r5, lr}
 800c33e:	4d07      	ldr	r5, [pc, #28]	@ (800c35c <_write_r+0x20>)
 800c340:	4604      	mov	r4, r0
 800c342:	4608      	mov	r0, r1
 800c344:	4611      	mov	r1, r2
 800c346:	2200      	movs	r2, #0
 800c348:	602a      	str	r2, [r5, #0]
 800c34a:	461a      	mov	r2, r3
 800c34c:	f7f6 ff50 	bl	80031f0 <_write>
 800c350:	1c43      	adds	r3, r0, #1
 800c352:	d102      	bne.n	800c35a <_write_r+0x1e>
 800c354:	682b      	ldr	r3, [r5, #0]
 800c356:	b103      	cbz	r3, 800c35a <_write_r+0x1e>
 800c358:	6023      	str	r3, [r4, #0]
 800c35a:	bd38      	pop	{r3, r4, r5, pc}
 800c35c:	200009b4 	.word	0x200009b4

0800c360 <memcpy>:
 800c360:	440a      	add	r2, r1
 800c362:	4291      	cmp	r1, r2
 800c364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c368:	d100      	bne.n	800c36c <memcpy+0xc>
 800c36a:	4770      	bx	lr
 800c36c:	b510      	push	{r4, lr}
 800c36e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c372:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c376:	4291      	cmp	r1, r2
 800c378:	d1f9      	bne.n	800c36e <memcpy+0xe>
 800c37a:	bd10      	pop	{r4, pc}

0800c37c <abort>:
 800c37c:	b508      	push	{r3, lr}
 800c37e:	2006      	movs	r0, #6
 800c380:	f000 fb0c 	bl	800c99c <raise>
 800c384:	2001      	movs	r0, #1
 800c386:	f7f6 ff0b 	bl	80031a0 <_exit>

0800c38a <_calloc_r>:
 800c38a:	b570      	push	{r4, r5, r6, lr}
 800c38c:	fba1 5402 	umull	r5, r4, r1, r2
 800c390:	b93c      	cbnz	r4, 800c3a2 <_calloc_r+0x18>
 800c392:	4629      	mov	r1, r5
 800c394:	f7ff fa36 	bl	800b804 <_malloc_r>
 800c398:	4606      	mov	r6, r0
 800c39a:	b928      	cbnz	r0, 800c3a8 <_calloc_r+0x1e>
 800c39c:	2600      	movs	r6, #0
 800c39e:	4630      	mov	r0, r6
 800c3a0:	bd70      	pop	{r4, r5, r6, pc}
 800c3a2:	220c      	movs	r2, #12
 800c3a4:	6002      	str	r2, [r0, #0]
 800c3a6:	e7f9      	b.n	800c39c <_calloc_r+0x12>
 800c3a8:	462a      	mov	r2, r5
 800c3aa:	4621      	mov	r1, r4
 800c3ac:	f7fe fa03 	bl	800a7b6 <memset>
 800c3b0:	e7f5      	b.n	800c39e <_calloc_r+0x14>
	...

0800c3b4 <_free_r>:
 800c3b4:	b538      	push	{r3, r4, r5, lr}
 800c3b6:	4605      	mov	r5, r0
 800c3b8:	2900      	cmp	r1, #0
 800c3ba:	d041      	beq.n	800c440 <_free_r+0x8c>
 800c3bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3c0:	1f0c      	subs	r4, r1, #4
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	bfb8      	it	lt
 800c3c6:	18e4      	addlt	r4, r4, r3
 800c3c8:	f7ff fb48 	bl	800ba5c <__malloc_lock>
 800c3cc:	4a1d      	ldr	r2, [pc, #116]	@ (800c444 <_free_r+0x90>)
 800c3ce:	6813      	ldr	r3, [r2, #0]
 800c3d0:	b933      	cbnz	r3, 800c3e0 <_free_r+0x2c>
 800c3d2:	6063      	str	r3, [r4, #4]
 800c3d4:	6014      	str	r4, [r2, #0]
 800c3d6:	4628      	mov	r0, r5
 800c3d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3dc:	f7ff bb44 	b.w	800ba68 <__malloc_unlock>
 800c3e0:	42a3      	cmp	r3, r4
 800c3e2:	d908      	bls.n	800c3f6 <_free_r+0x42>
 800c3e4:	6820      	ldr	r0, [r4, #0]
 800c3e6:	1821      	adds	r1, r4, r0
 800c3e8:	428b      	cmp	r3, r1
 800c3ea:	bf01      	itttt	eq
 800c3ec:	6819      	ldreq	r1, [r3, #0]
 800c3ee:	685b      	ldreq	r3, [r3, #4]
 800c3f0:	1809      	addeq	r1, r1, r0
 800c3f2:	6021      	streq	r1, [r4, #0]
 800c3f4:	e7ed      	b.n	800c3d2 <_free_r+0x1e>
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	b10b      	cbz	r3, 800c400 <_free_r+0x4c>
 800c3fc:	42a3      	cmp	r3, r4
 800c3fe:	d9fa      	bls.n	800c3f6 <_free_r+0x42>
 800c400:	6811      	ldr	r1, [r2, #0]
 800c402:	1850      	adds	r0, r2, r1
 800c404:	42a0      	cmp	r0, r4
 800c406:	d10b      	bne.n	800c420 <_free_r+0x6c>
 800c408:	6820      	ldr	r0, [r4, #0]
 800c40a:	4401      	add	r1, r0
 800c40c:	1850      	adds	r0, r2, r1
 800c40e:	4283      	cmp	r3, r0
 800c410:	6011      	str	r1, [r2, #0]
 800c412:	d1e0      	bne.n	800c3d6 <_free_r+0x22>
 800c414:	6818      	ldr	r0, [r3, #0]
 800c416:	685b      	ldr	r3, [r3, #4]
 800c418:	6053      	str	r3, [r2, #4]
 800c41a:	4408      	add	r0, r1
 800c41c:	6010      	str	r0, [r2, #0]
 800c41e:	e7da      	b.n	800c3d6 <_free_r+0x22>
 800c420:	d902      	bls.n	800c428 <_free_r+0x74>
 800c422:	230c      	movs	r3, #12
 800c424:	602b      	str	r3, [r5, #0]
 800c426:	e7d6      	b.n	800c3d6 <_free_r+0x22>
 800c428:	6820      	ldr	r0, [r4, #0]
 800c42a:	1821      	adds	r1, r4, r0
 800c42c:	428b      	cmp	r3, r1
 800c42e:	bf04      	itt	eq
 800c430:	6819      	ldreq	r1, [r3, #0]
 800c432:	685b      	ldreq	r3, [r3, #4]
 800c434:	6063      	str	r3, [r4, #4]
 800c436:	bf04      	itt	eq
 800c438:	1809      	addeq	r1, r1, r0
 800c43a:	6021      	streq	r1, [r4, #0]
 800c43c:	6054      	str	r4, [r2, #4]
 800c43e:	e7ca      	b.n	800c3d6 <_free_r+0x22>
 800c440:	bd38      	pop	{r3, r4, r5, pc}
 800c442:	bf00      	nop
 800c444:	200009b0 	.word	0x200009b0

0800c448 <__sfputc_r>:
 800c448:	6893      	ldr	r3, [r2, #8]
 800c44a:	3b01      	subs	r3, #1
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	b410      	push	{r4}
 800c450:	6093      	str	r3, [r2, #8]
 800c452:	da08      	bge.n	800c466 <__sfputc_r+0x1e>
 800c454:	6994      	ldr	r4, [r2, #24]
 800c456:	42a3      	cmp	r3, r4
 800c458:	db01      	blt.n	800c45e <__sfputc_r+0x16>
 800c45a:	290a      	cmp	r1, #10
 800c45c:	d103      	bne.n	800c466 <__sfputc_r+0x1e>
 800c45e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c462:	f000 b94d 	b.w	800c700 <__swbuf_r>
 800c466:	6813      	ldr	r3, [r2, #0]
 800c468:	1c58      	adds	r0, r3, #1
 800c46a:	6010      	str	r0, [r2, #0]
 800c46c:	7019      	strb	r1, [r3, #0]
 800c46e:	4608      	mov	r0, r1
 800c470:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c474:	4770      	bx	lr

0800c476 <__sfputs_r>:
 800c476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c478:	4606      	mov	r6, r0
 800c47a:	460f      	mov	r7, r1
 800c47c:	4614      	mov	r4, r2
 800c47e:	18d5      	adds	r5, r2, r3
 800c480:	42ac      	cmp	r4, r5
 800c482:	d101      	bne.n	800c488 <__sfputs_r+0x12>
 800c484:	2000      	movs	r0, #0
 800c486:	e007      	b.n	800c498 <__sfputs_r+0x22>
 800c488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c48c:	463a      	mov	r2, r7
 800c48e:	4630      	mov	r0, r6
 800c490:	f7ff ffda 	bl	800c448 <__sfputc_r>
 800c494:	1c43      	adds	r3, r0, #1
 800c496:	d1f3      	bne.n	800c480 <__sfputs_r+0xa>
 800c498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c49c <_vfiprintf_r>:
 800c49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a0:	460d      	mov	r5, r1
 800c4a2:	b09d      	sub	sp, #116	@ 0x74
 800c4a4:	4614      	mov	r4, r2
 800c4a6:	4698      	mov	r8, r3
 800c4a8:	4606      	mov	r6, r0
 800c4aa:	b118      	cbz	r0, 800c4b4 <_vfiprintf_r+0x18>
 800c4ac:	6a03      	ldr	r3, [r0, #32]
 800c4ae:	b90b      	cbnz	r3, 800c4b4 <_vfiprintf_r+0x18>
 800c4b0:	f7fe f938 	bl	800a724 <__sinit>
 800c4b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4b6:	07d9      	lsls	r1, r3, #31
 800c4b8:	d405      	bmi.n	800c4c6 <_vfiprintf_r+0x2a>
 800c4ba:	89ab      	ldrh	r3, [r5, #12]
 800c4bc:	059a      	lsls	r2, r3, #22
 800c4be:	d402      	bmi.n	800c4c6 <_vfiprintf_r+0x2a>
 800c4c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4c2:	f7fe f9b0 	bl	800a826 <__retarget_lock_acquire_recursive>
 800c4c6:	89ab      	ldrh	r3, [r5, #12]
 800c4c8:	071b      	lsls	r3, r3, #28
 800c4ca:	d501      	bpl.n	800c4d0 <_vfiprintf_r+0x34>
 800c4cc:	692b      	ldr	r3, [r5, #16]
 800c4ce:	b99b      	cbnz	r3, 800c4f8 <_vfiprintf_r+0x5c>
 800c4d0:	4629      	mov	r1, r5
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	f000 f952 	bl	800c77c <__swsetup_r>
 800c4d8:	b170      	cbz	r0, 800c4f8 <_vfiprintf_r+0x5c>
 800c4da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4dc:	07dc      	lsls	r4, r3, #31
 800c4de:	d504      	bpl.n	800c4ea <_vfiprintf_r+0x4e>
 800c4e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4e4:	b01d      	add	sp, #116	@ 0x74
 800c4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ea:	89ab      	ldrh	r3, [r5, #12]
 800c4ec:	0598      	lsls	r0, r3, #22
 800c4ee:	d4f7      	bmi.n	800c4e0 <_vfiprintf_r+0x44>
 800c4f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4f2:	f7fe f999 	bl	800a828 <__retarget_lock_release_recursive>
 800c4f6:	e7f3      	b.n	800c4e0 <_vfiprintf_r+0x44>
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4fc:	2320      	movs	r3, #32
 800c4fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c502:	f8cd 800c 	str.w	r8, [sp, #12]
 800c506:	2330      	movs	r3, #48	@ 0x30
 800c508:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c6b8 <_vfiprintf_r+0x21c>
 800c50c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c510:	f04f 0901 	mov.w	r9, #1
 800c514:	4623      	mov	r3, r4
 800c516:	469a      	mov	sl, r3
 800c518:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c51c:	b10a      	cbz	r2, 800c522 <_vfiprintf_r+0x86>
 800c51e:	2a25      	cmp	r2, #37	@ 0x25
 800c520:	d1f9      	bne.n	800c516 <_vfiprintf_r+0x7a>
 800c522:	ebba 0b04 	subs.w	fp, sl, r4
 800c526:	d00b      	beq.n	800c540 <_vfiprintf_r+0xa4>
 800c528:	465b      	mov	r3, fp
 800c52a:	4622      	mov	r2, r4
 800c52c:	4629      	mov	r1, r5
 800c52e:	4630      	mov	r0, r6
 800c530:	f7ff ffa1 	bl	800c476 <__sfputs_r>
 800c534:	3001      	adds	r0, #1
 800c536:	f000 80a7 	beq.w	800c688 <_vfiprintf_r+0x1ec>
 800c53a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c53c:	445a      	add	r2, fp
 800c53e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c540:	f89a 3000 	ldrb.w	r3, [sl]
 800c544:	2b00      	cmp	r3, #0
 800c546:	f000 809f 	beq.w	800c688 <_vfiprintf_r+0x1ec>
 800c54a:	2300      	movs	r3, #0
 800c54c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c554:	f10a 0a01 	add.w	sl, sl, #1
 800c558:	9304      	str	r3, [sp, #16]
 800c55a:	9307      	str	r3, [sp, #28]
 800c55c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c560:	931a      	str	r3, [sp, #104]	@ 0x68
 800c562:	4654      	mov	r4, sl
 800c564:	2205      	movs	r2, #5
 800c566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c56a:	4853      	ldr	r0, [pc, #332]	@ (800c6b8 <_vfiprintf_r+0x21c>)
 800c56c:	f7f3 fe48 	bl	8000200 <memchr>
 800c570:	9a04      	ldr	r2, [sp, #16]
 800c572:	b9d8      	cbnz	r0, 800c5ac <_vfiprintf_r+0x110>
 800c574:	06d1      	lsls	r1, r2, #27
 800c576:	bf44      	itt	mi
 800c578:	2320      	movmi	r3, #32
 800c57a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c57e:	0713      	lsls	r3, r2, #28
 800c580:	bf44      	itt	mi
 800c582:	232b      	movmi	r3, #43	@ 0x2b
 800c584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c588:	f89a 3000 	ldrb.w	r3, [sl]
 800c58c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c58e:	d015      	beq.n	800c5bc <_vfiprintf_r+0x120>
 800c590:	9a07      	ldr	r2, [sp, #28]
 800c592:	4654      	mov	r4, sl
 800c594:	2000      	movs	r0, #0
 800c596:	f04f 0c0a 	mov.w	ip, #10
 800c59a:	4621      	mov	r1, r4
 800c59c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5a0:	3b30      	subs	r3, #48	@ 0x30
 800c5a2:	2b09      	cmp	r3, #9
 800c5a4:	d94b      	bls.n	800c63e <_vfiprintf_r+0x1a2>
 800c5a6:	b1b0      	cbz	r0, 800c5d6 <_vfiprintf_r+0x13a>
 800c5a8:	9207      	str	r2, [sp, #28]
 800c5aa:	e014      	b.n	800c5d6 <_vfiprintf_r+0x13a>
 800c5ac:	eba0 0308 	sub.w	r3, r0, r8
 800c5b0:	fa09 f303 	lsl.w	r3, r9, r3
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	9304      	str	r3, [sp, #16]
 800c5b8:	46a2      	mov	sl, r4
 800c5ba:	e7d2      	b.n	800c562 <_vfiprintf_r+0xc6>
 800c5bc:	9b03      	ldr	r3, [sp, #12]
 800c5be:	1d19      	adds	r1, r3, #4
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	9103      	str	r1, [sp, #12]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	bfbb      	ittet	lt
 800c5c8:	425b      	neglt	r3, r3
 800c5ca:	f042 0202 	orrlt.w	r2, r2, #2
 800c5ce:	9307      	strge	r3, [sp, #28]
 800c5d0:	9307      	strlt	r3, [sp, #28]
 800c5d2:	bfb8      	it	lt
 800c5d4:	9204      	strlt	r2, [sp, #16]
 800c5d6:	7823      	ldrb	r3, [r4, #0]
 800c5d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5da:	d10a      	bne.n	800c5f2 <_vfiprintf_r+0x156>
 800c5dc:	7863      	ldrb	r3, [r4, #1]
 800c5de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5e0:	d132      	bne.n	800c648 <_vfiprintf_r+0x1ac>
 800c5e2:	9b03      	ldr	r3, [sp, #12]
 800c5e4:	1d1a      	adds	r2, r3, #4
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	9203      	str	r2, [sp, #12]
 800c5ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c5ee:	3402      	adds	r4, #2
 800c5f0:	9305      	str	r3, [sp, #20]
 800c5f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c6c8 <_vfiprintf_r+0x22c>
 800c5f6:	7821      	ldrb	r1, [r4, #0]
 800c5f8:	2203      	movs	r2, #3
 800c5fa:	4650      	mov	r0, sl
 800c5fc:	f7f3 fe00 	bl	8000200 <memchr>
 800c600:	b138      	cbz	r0, 800c612 <_vfiprintf_r+0x176>
 800c602:	9b04      	ldr	r3, [sp, #16]
 800c604:	eba0 000a 	sub.w	r0, r0, sl
 800c608:	2240      	movs	r2, #64	@ 0x40
 800c60a:	4082      	lsls	r2, r0
 800c60c:	4313      	orrs	r3, r2
 800c60e:	3401      	adds	r4, #1
 800c610:	9304      	str	r3, [sp, #16]
 800c612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c616:	4829      	ldr	r0, [pc, #164]	@ (800c6bc <_vfiprintf_r+0x220>)
 800c618:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c61c:	2206      	movs	r2, #6
 800c61e:	f7f3 fdef 	bl	8000200 <memchr>
 800c622:	2800      	cmp	r0, #0
 800c624:	d03f      	beq.n	800c6a6 <_vfiprintf_r+0x20a>
 800c626:	4b26      	ldr	r3, [pc, #152]	@ (800c6c0 <_vfiprintf_r+0x224>)
 800c628:	bb1b      	cbnz	r3, 800c672 <_vfiprintf_r+0x1d6>
 800c62a:	9b03      	ldr	r3, [sp, #12]
 800c62c:	3307      	adds	r3, #7
 800c62e:	f023 0307 	bic.w	r3, r3, #7
 800c632:	3308      	adds	r3, #8
 800c634:	9303      	str	r3, [sp, #12]
 800c636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c638:	443b      	add	r3, r7
 800c63a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c63c:	e76a      	b.n	800c514 <_vfiprintf_r+0x78>
 800c63e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c642:	460c      	mov	r4, r1
 800c644:	2001      	movs	r0, #1
 800c646:	e7a8      	b.n	800c59a <_vfiprintf_r+0xfe>
 800c648:	2300      	movs	r3, #0
 800c64a:	3401      	adds	r4, #1
 800c64c:	9305      	str	r3, [sp, #20]
 800c64e:	4619      	mov	r1, r3
 800c650:	f04f 0c0a 	mov.w	ip, #10
 800c654:	4620      	mov	r0, r4
 800c656:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c65a:	3a30      	subs	r2, #48	@ 0x30
 800c65c:	2a09      	cmp	r2, #9
 800c65e:	d903      	bls.n	800c668 <_vfiprintf_r+0x1cc>
 800c660:	2b00      	cmp	r3, #0
 800c662:	d0c6      	beq.n	800c5f2 <_vfiprintf_r+0x156>
 800c664:	9105      	str	r1, [sp, #20]
 800c666:	e7c4      	b.n	800c5f2 <_vfiprintf_r+0x156>
 800c668:	fb0c 2101 	mla	r1, ip, r1, r2
 800c66c:	4604      	mov	r4, r0
 800c66e:	2301      	movs	r3, #1
 800c670:	e7f0      	b.n	800c654 <_vfiprintf_r+0x1b8>
 800c672:	ab03      	add	r3, sp, #12
 800c674:	9300      	str	r3, [sp, #0]
 800c676:	462a      	mov	r2, r5
 800c678:	4b12      	ldr	r3, [pc, #72]	@ (800c6c4 <_vfiprintf_r+0x228>)
 800c67a:	a904      	add	r1, sp, #16
 800c67c:	4630      	mov	r0, r6
 800c67e:	f7fd fb6d 	bl	8009d5c <_printf_float>
 800c682:	4607      	mov	r7, r0
 800c684:	1c78      	adds	r0, r7, #1
 800c686:	d1d6      	bne.n	800c636 <_vfiprintf_r+0x19a>
 800c688:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c68a:	07d9      	lsls	r1, r3, #31
 800c68c:	d405      	bmi.n	800c69a <_vfiprintf_r+0x1fe>
 800c68e:	89ab      	ldrh	r3, [r5, #12]
 800c690:	059a      	lsls	r2, r3, #22
 800c692:	d402      	bmi.n	800c69a <_vfiprintf_r+0x1fe>
 800c694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c696:	f7fe f8c7 	bl	800a828 <__retarget_lock_release_recursive>
 800c69a:	89ab      	ldrh	r3, [r5, #12]
 800c69c:	065b      	lsls	r3, r3, #25
 800c69e:	f53f af1f 	bmi.w	800c4e0 <_vfiprintf_r+0x44>
 800c6a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6a4:	e71e      	b.n	800c4e4 <_vfiprintf_r+0x48>
 800c6a6:	ab03      	add	r3, sp, #12
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	462a      	mov	r2, r5
 800c6ac:	4b05      	ldr	r3, [pc, #20]	@ (800c6c4 <_vfiprintf_r+0x228>)
 800c6ae:	a904      	add	r1, sp, #16
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	f7fd fdeb 	bl	800a28c <_printf_i>
 800c6b6:	e7e4      	b.n	800c682 <_vfiprintf_r+0x1e6>
 800c6b8:	0800d561 	.word	0x0800d561
 800c6bc:	0800d56b 	.word	0x0800d56b
 800c6c0:	08009d5d 	.word	0x08009d5d
 800c6c4:	0800c477 	.word	0x0800c477
 800c6c8:	0800d567 	.word	0x0800d567

0800c6cc <__ascii_mbtowc>:
 800c6cc:	b082      	sub	sp, #8
 800c6ce:	b901      	cbnz	r1, 800c6d2 <__ascii_mbtowc+0x6>
 800c6d0:	a901      	add	r1, sp, #4
 800c6d2:	b142      	cbz	r2, 800c6e6 <__ascii_mbtowc+0x1a>
 800c6d4:	b14b      	cbz	r3, 800c6ea <__ascii_mbtowc+0x1e>
 800c6d6:	7813      	ldrb	r3, [r2, #0]
 800c6d8:	600b      	str	r3, [r1, #0]
 800c6da:	7812      	ldrb	r2, [r2, #0]
 800c6dc:	1e10      	subs	r0, r2, #0
 800c6de:	bf18      	it	ne
 800c6e0:	2001      	movne	r0, #1
 800c6e2:	b002      	add	sp, #8
 800c6e4:	4770      	bx	lr
 800c6e6:	4610      	mov	r0, r2
 800c6e8:	e7fb      	b.n	800c6e2 <__ascii_mbtowc+0x16>
 800c6ea:	f06f 0001 	mvn.w	r0, #1
 800c6ee:	e7f8      	b.n	800c6e2 <__ascii_mbtowc+0x16>

0800c6f0 <_malloc_usable_size_r>:
 800c6f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6f4:	1f18      	subs	r0, r3, #4
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	bfbc      	itt	lt
 800c6fa:	580b      	ldrlt	r3, [r1, r0]
 800c6fc:	18c0      	addlt	r0, r0, r3
 800c6fe:	4770      	bx	lr

0800c700 <__swbuf_r>:
 800c700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c702:	460e      	mov	r6, r1
 800c704:	4614      	mov	r4, r2
 800c706:	4605      	mov	r5, r0
 800c708:	b118      	cbz	r0, 800c712 <__swbuf_r+0x12>
 800c70a:	6a03      	ldr	r3, [r0, #32]
 800c70c:	b90b      	cbnz	r3, 800c712 <__swbuf_r+0x12>
 800c70e:	f7fe f809 	bl	800a724 <__sinit>
 800c712:	69a3      	ldr	r3, [r4, #24]
 800c714:	60a3      	str	r3, [r4, #8]
 800c716:	89a3      	ldrh	r3, [r4, #12]
 800c718:	071a      	lsls	r2, r3, #28
 800c71a:	d501      	bpl.n	800c720 <__swbuf_r+0x20>
 800c71c:	6923      	ldr	r3, [r4, #16]
 800c71e:	b943      	cbnz	r3, 800c732 <__swbuf_r+0x32>
 800c720:	4621      	mov	r1, r4
 800c722:	4628      	mov	r0, r5
 800c724:	f000 f82a 	bl	800c77c <__swsetup_r>
 800c728:	b118      	cbz	r0, 800c732 <__swbuf_r+0x32>
 800c72a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c72e:	4638      	mov	r0, r7
 800c730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c732:	6823      	ldr	r3, [r4, #0]
 800c734:	6922      	ldr	r2, [r4, #16]
 800c736:	1a98      	subs	r0, r3, r2
 800c738:	6963      	ldr	r3, [r4, #20]
 800c73a:	b2f6      	uxtb	r6, r6
 800c73c:	4283      	cmp	r3, r0
 800c73e:	4637      	mov	r7, r6
 800c740:	dc05      	bgt.n	800c74e <__swbuf_r+0x4e>
 800c742:	4621      	mov	r1, r4
 800c744:	4628      	mov	r0, r5
 800c746:	f7ff f961 	bl	800ba0c <_fflush_r>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d1ed      	bne.n	800c72a <__swbuf_r+0x2a>
 800c74e:	68a3      	ldr	r3, [r4, #8]
 800c750:	3b01      	subs	r3, #1
 800c752:	60a3      	str	r3, [r4, #8]
 800c754:	6823      	ldr	r3, [r4, #0]
 800c756:	1c5a      	adds	r2, r3, #1
 800c758:	6022      	str	r2, [r4, #0]
 800c75a:	701e      	strb	r6, [r3, #0]
 800c75c:	6962      	ldr	r2, [r4, #20]
 800c75e:	1c43      	adds	r3, r0, #1
 800c760:	429a      	cmp	r2, r3
 800c762:	d004      	beq.n	800c76e <__swbuf_r+0x6e>
 800c764:	89a3      	ldrh	r3, [r4, #12]
 800c766:	07db      	lsls	r3, r3, #31
 800c768:	d5e1      	bpl.n	800c72e <__swbuf_r+0x2e>
 800c76a:	2e0a      	cmp	r6, #10
 800c76c:	d1df      	bne.n	800c72e <__swbuf_r+0x2e>
 800c76e:	4621      	mov	r1, r4
 800c770:	4628      	mov	r0, r5
 800c772:	f7ff f94b 	bl	800ba0c <_fflush_r>
 800c776:	2800      	cmp	r0, #0
 800c778:	d0d9      	beq.n	800c72e <__swbuf_r+0x2e>
 800c77a:	e7d6      	b.n	800c72a <__swbuf_r+0x2a>

0800c77c <__swsetup_r>:
 800c77c:	b538      	push	{r3, r4, r5, lr}
 800c77e:	4b29      	ldr	r3, [pc, #164]	@ (800c824 <__swsetup_r+0xa8>)
 800c780:	4605      	mov	r5, r0
 800c782:	6818      	ldr	r0, [r3, #0]
 800c784:	460c      	mov	r4, r1
 800c786:	b118      	cbz	r0, 800c790 <__swsetup_r+0x14>
 800c788:	6a03      	ldr	r3, [r0, #32]
 800c78a:	b90b      	cbnz	r3, 800c790 <__swsetup_r+0x14>
 800c78c:	f7fd ffca 	bl	800a724 <__sinit>
 800c790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c794:	0719      	lsls	r1, r3, #28
 800c796:	d422      	bmi.n	800c7de <__swsetup_r+0x62>
 800c798:	06da      	lsls	r2, r3, #27
 800c79a:	d407      	bmi.n	800c7ac <__swsetup_r+0x30>
 800c79c:	2209      	movs	r2, #9
 800c79e:	602a      	str	r2, [r5, #0]
 800c7a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7a4:	81a3      	strh	r3, [r4, #12]
 800c7a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c7aa:	e033      	b.n	800c814 <__swsetup_r+0x98>
 800c7ac:	0758      	lsls	r0, r3, #29
 800c7ae:	d512      	bpl.n	800c7d6 <__swsetup_r+0x5a>
 800c7b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7b2:	b141      	cbz	r1, 800c7c6 <__swsetup_r+0x4a>
 800c7b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7b8:	4299      	cmp	r1, r3
 800c7ba:	d002      	beq.n	800c7c2 <__swsetup_r+0x46>
 800c7bc:	4628      	mov	r0, r5
 800c7be:	f7ff fdf9 	bl	800c3b4 <_free_r>
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c7c6:	89a3      	ldrh	r3, [r4, #12]
 800c7c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c7cc:	81a3      	strh	r3, [r4, #12]
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	6063      	str	r3, [r4, #4]
 800c7d2:	6923      	ldr	r3, [r4, #16]
 800c7d4:	6023      	str	r3, [r4, #0]
 800c7d6:	89a3      	ldrh	r3, [r4, #12]
 800c7d8:	f043 0308 	orr.w	r3, r3, #8
 800c7dc:	81a3      	strh	r3, [r4, #12]
 800c7de:	6923      	ldr	r3, [r4, #16]
 800c7e0:	b94b      	cbnz	r3, 800c7f6 <__swsetup_r+0x7a>
 800c7e2:	89a3      	ldrh	r3, [r4, #12]
 800c7e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c7e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7ec:	d003      	beq.n	800c7f6 <__swsetup_r+0x7a>
 800c7ee:	4621      	mov	r1, r4
 800c7f0:	4628      	mov	r0, r5
 800c7f2:	f000 f84c 	bl	800c88e <__smakebuf_r>
 800c7f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7fa:	f013 0201 	ands.w	r2, r3, #1
 800c7fe:	d00a      	beq.n	800c816 <__swsetup_r+0x9a>
 800c800:	2200      	movs	r2, #0
 800c802:	60a2      	str	r2, [r4, #8]
 800c804:	6962      	ldr	r2, [r4, #20]
 800c806:	4252      	negs	r2, r2
 800c808:	61a2      	str	r2, [r4, #24]
 800c80a:	6922      	ldr	r2, [r4, #16]
 800c80c:	b942      	cbnz	r2, 800c820 <__swsetup_r+0xa4>
 800c80e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c812:	d1c5      	bne.n	800c7a0 <__swsetup_r+0x24>
 800c814:	bd38      	pop	{r3, r4, r5, pc}
 800c816:	0799      	lsls	r1, r3, #30
 800c818:	bf58      	it	pl
 800c81a:	6962      	ldrpl	r2, [r4, #20]
 800c81c:	60a2      	str	r2, [r4, #8]
 800c81e:	e7f4      	b.n	800c80a <__swsetup_r+0x8e>
 800c820:	2000      	movs	r0, #0
 800c822:	e7f7      	b.n	800c814 <__swsetup_r+0x98>
 800c824:	200000cc 	.word	0x200000cc

0800c828 <__ascii_wctomb>:
 800c828:	4603      	mov	r3, r0
 800c82a:	4608      	mov	r0, r1
 800c82c:	b141      	cbz	r1, 800c840 <__ascii_wctomb+0x18>
 800c82e:	2aff      	cmp	r2, #255	@ 0xff
 800c830:	d904      	bls.n	800c83c <__ascii_wctomb+0x14>
 800c832:	228a      	movs	r2, #138	@ 0x8a
 800c834:	601a      	str	r2, [r3, #0]
 800c836:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c83a:	4770      	bx	lr
 800c83c:	700a      	strb	r2, [r1, #0]
 800c83e:	2001      	movs	r0, #1
 800c840:	4770      	bx	lr

0800c842 <__swhatbuf_r>:
 800c842:	b570      	push	{r4, r5, r6, lr}
 800c844:	460c      	mov	r4, r1
 800c846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c84a:	2900      	cmp	r1, #0
 800c84c:	b096      	sub	sp, #88	@ 0x58
 800c84e:	4615      	mov	r5, r2
 800c850:	461e      	mov	r6, r3
 800c852:	da0d      	bge.n	800c870 <__swhatbuf_r+0x2e>
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c85a:	f04f 0100 	mov.w	r1, #0
 800c85e:	bf14      	ite	ne
 800c860:	2340      	movne	r3, #64	@ 0x40
 800c862:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c866:	2000      	movs	r0, #0
 800c868:	6031      	str	r1, [r6, #0]
 800c86a:	602b      	str	r3, [r5, #0]
 800c86c:	b016      	add	sp, #88	@ 0x58
 800c86e:	bd70      	pop	{r4, r5, r6, pc}
 800c870:	466a      	mov	r2, sp
 800c872:	f000 f849 	bl	800c908 <_fstat_r>
 800c876:	2800      	cmp	r0, #0
 800c878:	dbec      	blt.n	800c854 <__swhatbuf_r+0x12>
 800c87a:	9901      	ldr	r1, [sp, #4]
 800c87c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c880:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c884:	4259      	negs	r1, r3
 800c886:	4159      	adcs	r1, r3
 800c888:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c88c:	e7eb      	b.n	800c866 <__swhatbuf_r+0x24>

0800c88e <__smakebuf_r>:
 800c88e:	898b      	ldrh	r3, [r1, #12]
 800c890:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c892:	079d      	lsls	r5, r3, #30
 800c894:	4606      	mov	r6, r0
 800c896:	460c      	mov	r4, r1
 800c898:	d507      	bpl.n	800c8aa <__smakebuf_r+0x1c>
 800c89a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c89e:	6023      	str	r3, [r4, #0]
 800c8a0:	6123      	str	r3, [r4, #16]
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	6163      	str	r3, [r4, #20]
 800c8a6:	b003      	add	sp, #12
 800c8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8aa:	ab01      	add	r3, sp, #4
 800c8ac:	466a      	mov	r2, sp
 800c8ae:	f7ff ffc8 	bl	800c842 <__swhatbuf_r>
 800c8b2:	9f00      	ldr	r7, [sp, #0]
 800c8b4:	4605      	mov	r5, r0
 800c8b6:	4639      	mov	r1, r7
 800c8b8:	4630      	mov	r0, r6
 800c8ba:	f7fe ffa3 	bl	800b804 <_malloc_r>
 800c8be:	b948      	cbnz	r0, 800c8d4 <__smakebuf_r+0x46>
 800c8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8c4:	059a      	lsls	r2, r3, #22
 800c8c6:	d4ee      	bmi.n	800c8a6 <__smakebuf_r+0x18>
 800c8c8:	f023 0303 	bic.w	r3, r3, #3
 800c8cc:	f043 0302 	orr.w	r3, r3, #2
 800c8d0:	81a3      	strh	r3, [r4, #12]
 800c8d2:	e7e2      	b.n	800c89a <__smakebuf_r+0xc>
 800c8d4:	89a3      	ldrh	r3, [r4, #12]
 800c8d6:	6020      	str	r0, [r4, #0]
 800c8d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8dc:	81a3      	strh	r3, [r4, #12]
 800c8de:	9b01      	ldr	r3, [sp, #4]
 800c8e0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c8e4:	b15b      	cbz	r3, 800c8fe <__smakebuf_r+0x70>
 800c8e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8ea:	4630      	mov	r0, r6
 800c8ec:	f000 f81e 	bl	800c92c <_isatty_r>
 800c8f0:	b128      	cbz	r0, 800c8fe <__smakebuf_r+0x70>
 800c8f2:	89a3      	ldrh	r3, [r4, #12]
 800c8f4:	f023 0303 	bic.w	r3, r3, #3
 800c8f8:	f043 0301 	orr.w	r3, r3, #1
 800c8fc:	81a3      	strh	r3, [r4, #12]
 800c8fe:	89a3      	ldrh	r3, [r4, #12]
 800c900:	431d      	orrs	r5, r3
 800c902:	81a5      	strh	r5, [r4, #12]
 800c904:	e7cf      	b.n	800c8a6 <__smakebuf_r+0x18>
	...

0800c908 <_fstat_r>:
 800c908:	b538      	push	{r3, r4, r5, lr}
 800c90a:	4d07      	ldr	r5, [pc, #28]	@ (800c928 <_fstat_r+0x20>)
 800c90c:	2300      	movs	r3, #0
 800c90e:	4604      	mov	r4, r0
 800c910:	4608      	mov	r0, r1
 800c912:	4611      	mov	r1, r2
 800c914:	602b      	str	r3, [r5, #0]
 800c916:	f7f6 fc93 	bl	8003240 <_fstat>
 800c91a:	1c43      	adds	r3, r0, #1
 800c91c:	d102      	bne.n	800c924 <_fstat_r+0x1c>
 800c91e:	682b      	ldr	r3, [r5, #0]
 800c920:	b103      	cbz	r3, 800c924 <_fstat_r+0x1c>
 800c922:	6023      	str	r3, [r4, #0]
 800c924:	bd38      	pop	{r3, r4, r5, pc}
 800c926:	bf00      	nop
 800c928:	200009b4 	.word	0x200009b4

0800c92c <_isatty_r>:
 800c92c:	b538      	push	{r3, r4, r5, lr}
 800c92e:	4d06      	ldr	r5, [pc, #24]	@ (800c948 <_isatty_r+0x1c>)
 800c930:	2300      	movs	r3, #0
 800c932:	4604      	mov	r4, r0
 800c934:	4608      	mov	r0, r1
 800c936:	602b      	str	r3, [r5, #0]
 800c938:	f7f6 fc92 	bl	8003260 <_isatty>
 800c93c:	1c43      	adds	r3, r0, #1
 800c93e:	d102      	bne.n	800c946 <_isatty_r+0x1a>
 800c940:	682b      	ldr	r3, [r5, #0]
 800c942:	b103      	cbz	r3, 800c946 <_isatty_r+0x1a>
 800c944:	6023      	str	r3, [r4, #0]
 800c946:	bd38      	pop	{r3, r4, r5, pc}
 800c948:	200009b4 	.word	0x200009b4

0800c94c <_raise_r>:
 800c94c:	291f      	cmp	r1, #31
 800c94e:	b538      	push	{r3, r4, r5, lr}
 800c950:	4605      	mov	r5, r0
 800c952:	460c      	mov	r4, r1
 800c954:	d904      	bls.n	800c960 <_raise_r+0x14>
 800c956:	2316      	movs	r3, #22
 800c958:	6003      	str	r3, [r0, #0]
 800c95a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c95e:	bd38      	pop	{r3, r4, r5, pc}
 800c960:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c962:	b112      	cbz	r2, 800c96a <_raise_r+0x1e>
 800c964:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c968:	b94b      	cbnz	r3, 800c97e <_raise_r+0x32>
 800c96a:	4628      	mov	r0, r5
 800c96c:	f000 f830 	bl	800c9d0 <_getpid_r>
 800c970:	4622      	mov	r2, r4
 800c972:	4601      	mov	r1, r0
 800c974:	4628      	mov	r0, r5
 800c976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c97a:	f000 b817 	b.w	800c9ac <_kill_r>
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d00a      	beq.n	800c998 <_raise_r+0x4c>
 800c982:	1c59      	adds	r1, r3, #1
 800c984:	d103      	bne.n	800c98e <_raise_r+0x42>
 800c986:	2316      	movs	r3, #22
 800c988:	6003      	str	r3, [r0, #0]
 800c98a:	2001      	movs	r0, #1
 800c98c:	e7e7      	b.n	800c95e <_raise_r+0x12>
 800c98e:	2100      	movs	r1, #0
 800c990:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c994:	4620      	mov	r0, r4
 800c996:	4798      	blx	r3
 800c998:	2000      	movs	r0, #0
 800c99a:	e7e0      	b.n	800c95e <_raise_r+0x12>

0800c99c <raise>:
 800c99c:	4b02      	ldr	r3, [pc, #8]	@ (800c9a8 <raise+0xc>)
 800c99e:	4601      	mov	r1, r0
 800c9a0:	6818      	ldr	r0, [r3, #0]
 800c9a2:	f7ff bfd3 	b.w	800c94c <_raise_r>
 800c9a6:	bf00      	nop
 800c9a8:	200000cc 	.word	0x200000cc

0800c9ac <_kill_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4d07      	ldr	r5, [pc, #28]	@ (800c9cc <_kill_r+0x20>)
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	4611      	mov	r1, r2
 800c9b8:	602b      	str	r3, [r5, #0]
 800c9ba:	f7f6 fbe1 	bl	8003180 <_kill>
 800c9be:	1c43      	adds	r3, r0, #1
 800c9c0:	d102      	bne.n	800c9c8 <_kill_r+0x1c>
 800c9c2:	682b      	ldr	r3, [r5, #0]
 800c9c4:	b103      	cbz	r3, 800c9c8 <_kill_r+0x1c>
 800c9c6:	6023      	str	r3, [r4, #0]
 800c9c8:	bd38      	pop	{r3, r4, r5, pc}
 800c9ca:	bf00      	nop
 800c9cc:	200009b4 	.word	0x200009b4

0800c9d0 <_getpid_r>:
 800c9d0:	f7f6 bbce 	b.w	8003170 <_getpid>

0800c9d4 <_init>:
 800c9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9d6:	bf00      	nop
 800c9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9da:	bc08      	pop	{r3}
 800c9dc:	469e      	mov	lr, r3
 800c9de:	4770      	bx	lr

0800c9e0 <_fini>:
 800c9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9e2:	bf00      	nop
 800c9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9e6:	bc08      	pop	{r3}
 800c9e8:	469e      	mov	lr, r3
 800c9ea:	4770      	bx	lr
