--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1139 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.126ns.
--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.332ns logic, 2.750ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.590 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y22.SR      net (fanout=8)        3.002   M_reset_cond_out
    SLICE_X12Y22.CLK     Tsrck                 0.428   M_delayclk_value[2]
                                                       delayclk/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.946ns logic, 3.002ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.288ns logic, 2.750ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.285ns logic, 2.750ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.272ns logic, 2.750ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.593 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=8)        2.815   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.470   M_delayclk_value[1]
                                                       delayclk/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.988ns logic, 2.815ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.593 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=8)        2.815   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.461   M_delayclk_value[1]
                                                       delayclk/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.979ns logic, 2.815ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.593 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=8)        2.815   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.450   M_delayclk_value[1]
                                                       delayclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (0.968ns logic, 2.815ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y41.CE      net (fanout=5)        0.614   M_btn_cond_out_inv
    SLICE_X12Y41.CLK     Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.332ns logic, 2.566ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.593 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=8)        2.815   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.428   M_delayclk_value[1]
                                                       delayclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.946ns logic, 2.815ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  16.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.599 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y18.SR      net (fanout=8)        2.765   M_reset_cond_out
    SLICE_X12Y18.CLK     Tsrck                 0.470   delayclk/M_ctr_q[15]
                                                       delayclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (0.988ns logic, 2.765ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y40.CE      net (fanout=5)        0.579   M_btn_cond_out_inv
    SLICE_X12Y40.CLK     Tceck                 0.313   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.332ns logic, 2.531ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.599 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y18.SR      net (fanout=8)        2.765   M_reset_cond_out
    SLICE_X12Y18.CLK     Tsrck                 0.461   delayclk/M_ctr_q[15]
                                                       delayclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.979ns logic, 2.765ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.599 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y18.SR      net (fanout=8)        2.765   M_reset_cond_out
    SLICE_X12Y18.CLK     Tsrck                 0.450   delayclk/M_ctr_q[15]
                                                       delayclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (0.968ns logic, 2.765ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y41.CE      net (fanout=5)        0.614   M_btn_cond_out_inv
    SLICE_X12Y41.CLK     Tceck                 0.269   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.288ns logic, 2.566ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y41.CE      net (fanout=5)        0.614   M_btn_cond_out_inv
    SLICE_X12Y41.CLK     Tceck                 0.266   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.285ns logic, 2.566ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.599 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y18.SR      net (fanout=8)        2.765   M_reset_cond_out
    SLICE_X12Y18.CLK     Tsrck                 0.428   delayclk/M_ctr_q[15]
                                                       delayclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.946ns logic, 2.765ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y41.CE      net (fanout=5)        0.614   M_btn_cond_out_inv
    SLICE_X12Y41.CLK     Tceck                 0.253   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.272ns logic, 2.566ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y40.CE      net (fanout=5)        0.579   M_btn_cond_out_inv
    SLICE_X12Y40.CLK     Tceck                 0.269   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.288ns logic, 2.531ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y40.CE      net (fanout=5)        0.579   M_btn_cond_out_inv
    SLICE_X12Y40.CLK     Tceck                 0.266   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (1.285ns logic, 2.531ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X13Y39.D2      net (fanout=2)        1.186   btn_cond/M_ctr_q[15]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y40.CE      net (fanout=5)        0.579   M_btn_cond_out_inv
    SLICE_X12Y40.CLK     Tceck                 0.253   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.272ns logic, 2.531ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.595 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y20.SR      net (fanout=8)        2.621   M_reset_cond_out
    SLICE_X12Y20.CLK     Tsrck                 0.470   delayclk/M_ctr_q[23]
                                                       delayclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.988ns logic, 2.621ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.595 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y20.SR      net (fanout=8)        2.621   M_reset_cond_out
    SLICE_X12Y20.CLK     Tsrck                 0.461   delayclk/M_ctr_q[23]
                                                       delayclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (0.979ns logic, 2.621ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X13Y39.D3      net (fanout=2)        0.833   btn_cond/M_ctr_q[19]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.332ns logic, 2.397ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.595 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y20.SR      net (fanout=8)        2.621   M_reset_cond_out
    SLICE_X12Y20.CLK     Tsrck                 0.450   delayclk/M_ctr_q[23]
                                                       delayclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.968ns logic, 2.621ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.595 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y20.SR      net (fanout=8)        2.621   M_reset_cond_out
    SLICE_X12Y20.CLK     Tsrck                 0.428   delayclk/M_ctr_q[23]
                                                       delayclk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.946ns logic, 2.621ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.600 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y17.SR      net (fanout=8)        2.578   M_reset_cond_out
    SLICE_X12Y17.CLK     Tsrck                 0.470   delayclk/M_ctr_q[11]
                                                       delayclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.988ns logic, 2.578ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          delayclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.557ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.600 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to delayclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y17.SR      net (fanout=8)        2.578   M_reset_cond_out
    SLICE_X12Y17.CLK     Tsrck                 0.461   delayclk/M_ctr_q[11]
                                                       delayclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (0.979ns logic, 2.578ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X13Y39.D1      net (fanout=2)        0.781   btn_cond/M_ctr_q[14]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.332ns logic, 2.345ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X13Y39.D3      net (fanout=2)        0.833   btn_cond/M_ctr_q[19]
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X14Y39.B2      net (fanout=4)        0.766   out1
    SLICE_X14Y39.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X12Y42.CE      net (fanout=5)        0.798   M_btn_cond_out_inv
    SLICE_X12Y42.CLK     Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.288ns logic, 2.397ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[3]/CLK
  Logical resource: delayclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[3]/CLK
  Logical resource: delayclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[3]/CLK
  Logical resource: delayclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[3]/CLK
  Logical resource: delayclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[7]/CLK
  Logical resource: delayclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[7]/CLK
  Logical resource: delayclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[7]/CLK
  Logical resource: delayclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[7]/CLK
  Logical resource: delayclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[11]/CLK
  Logical resource: delayclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[11]/CLK
  Logical resource: delayclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[11]/CLK
  Logical resource: delayclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[11]/CLK
  Logical resource: delayclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[15]/CLK
  Logical resource: delayclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[15]/CLK
  Logical resource: delayclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[15]/CLK
  Logical resource: delayclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[15]/CLK
  Logical resource: delayclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[19]/CLK
  Logical resource: delayclk/M_ctr_q_16/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[19]/CLK
  Logical resource: delayclk/M_ctr_q_17/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[19]/CLK
  Logical resource: delayclk/M_ctr_q_18/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[19]/CLK
  Logical resource: delayclk/M_ctr_q_19/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[23]/CLK
  Logical resource: delayclk/M_ctr_q_20/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[23]/CLK
  Logical resource: delayclk/M_ctr_q_21/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[23]/CLK
  Logical resource: delayclk/M_ctr_q_22/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delayclk/M_ctr_q[23]/CLK
  Logical resource: delayclk/M_ctr_q_23/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delayclk_value[1]/CLK
  Logical resource: delayclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delayclk_value[1]/CLK
  Logical resource: delayclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delayclk_value[1]/CLK
  Logical resource: delayclk/M_ctr_q_26/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delayclk_value[1]/CLK
  Logical resource: delayclk/M_ctr_q_27/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.126|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1139 paths, 0 nets, and 145 connections

Design statistics:
   Minimum period:   4.126ns{1}   (Maximum frequency: 242.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 12 19:14:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



