{"vcs1":{"timestamp_begin":1684351611.465430565, "rt":1.36, "ut":0.40, "st":0.22}}
{"vcselab":{"timestamp_begin":1684351612.918004089, "rt":1.20, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684351614.188174583, "rt":0.50, "ut":0.23, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351610.812735816}
{"VCS_COMP_START_TIME": 1684351610.812735816}
{"VCS_COMP_END_TIME": 1684351617.039135211}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330252}}
{"stitch_vcselab": {"peak_mem": 228280}}
