0.7
2020.2
May  7 2023
15:10:42
/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sim_1/new/adder_tb.v,1692678307,verilog,,,,adder_tb,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v,1692676097,verilog,,/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v,,full_adder_1bit,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v,1692677626,verilog,,/home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sim_1/new/adder_tb.v,,top_adder,,,,,,,,
