<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3')">rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.05</td>
<td class="s8 cl rt"><a href="mod2277.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2277.html#Toggle" > 85.71</a></td>
<td class="s7 cl rt"><a href="mod2277.html#FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208244"  onclick="showContent('inst_tag_208244')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208244_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208244_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208244_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208244_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208247"  onclick="showContent('inst_tag_208247')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208247_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208247_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208247_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208247_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208248"  onclick="showContent('inst_tag_208248')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208248_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208248_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208248_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208248_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208250"  onclick="showContent('inst_tag_208250')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208250_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208250_Toggle" > 28.57</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208250_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208250_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208251"  onclick="showContent('inst_tag_208251')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208251_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208251_Toggle" > 28.57</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208251_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208251_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208241"  onclick="showContent('inst_tag_208241')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208241_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208241_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208241_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208241_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208245"  onclick="showContent('inst_tag_208245')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208245_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208245_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208245_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208245_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208252"  onclick="showContent('inst_tag_208252')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208252_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208252_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208252_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208252_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208257"  onclick="showContent('inst_tag_208257')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208257_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208257_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208257_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208257_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208260"  onclick="showContent('inst_tag_208260')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208260_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208260_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208260_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208260_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208262"  onclick="showContent('inst_tag_208262')">config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208262_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208262_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208262_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208262_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208249"  onclick="showContent('inst_tag_208249')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208249_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208249_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208249_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208249_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208253"  onclick="showContent('inst_tag_208253')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208253_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208253_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208253_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208253_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208254"  onclick="showContent('inst_tag_208254')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208254_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208254_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208254_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208254_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208256"  onclick="showContent('inst_tag_208256')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208256_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208256_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208256_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208256_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208258"  onclick="showContent('inst_tag_208258')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208258_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208258_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208258_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208258_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208259"  onclick="showContent('inst_tag_208259')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208259_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208259_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208259_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208259_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208263"  onclick="showContent('inst_tag_208263')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208263_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208263_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208263_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208263_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208264"  onclick="showContent('inst_tag_208264')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208264_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208264_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208264_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208264_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208261"  onclick="showContent('inst_tag_208261')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s3 cl rt"> 32.54</td>
<td class="s5 cl rt"><a href="mod2277.html#inst_tag_208261_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208261_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208261_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208261_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208242"  onclick="showContent('inst_tag_208242')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208242_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208243"  onclick="showContent('inst_tag_208243')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208243_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208246"  onclick="showContent('inst_tag_208246')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208246_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2277.html#inst_tag_208255"  onclick="showContent('inst_tag_208255')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s8 cl rt"> 81.05</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208255_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208255_Toggle" > 85.71</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208255_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208255_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_208244'>
<hr>
<a name="inst_tag_208244"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_208244" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208244_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208244_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208244_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208244_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod778.html#inst_tag_44561" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208247'>
<hr>
<a name="inst_tag_208247"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_208247" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208247_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208247_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208247_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208247_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2272.html#inst_tag_208232" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208248'>
<hr>
<a name="inst_tag_208248"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_208248" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208248_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208248_Toggle" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208248_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208248_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.30</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2084.html#inst_tag_184955" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208250'>
<hr>
<a name="inst_tag_208250"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy37.html#tag_urg_inst_208250" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208250_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208250_Toggle" > 28.57</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208250_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208250_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.52</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1948.html#inst_tag_176122" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208251'>
<hr>
<a name="inst_tag_208251"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_208251" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208251_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2277.html#inst_tag_208251_Toggle" > 28.57</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208251_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208251_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.19</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod207.html#inst_tag_13705" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208241'>
<hr>
<a name="inst_tag_208241"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_208241" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208241_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208241_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208241_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208241_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.32</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 74.95</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod307.html#inst_tag_26017" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208245'>
<hr>
<a name="inst_tag_208245"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_208245" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208245_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208245_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208245_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208245_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 72.60</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2726.html#inst_tag_251933" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208252'>
<hr>
<a name="inst_tag_208252"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208252" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208252_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208252_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208252_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208252_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.95</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2320.html#inst_tag_208520" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208257'>
<hr>
<a name="inst_tag_208257"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208257" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208257_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208257_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208257_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208257_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.62</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1139.html#inst_tag_77816" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208260'>
<hr>
<a name="inst_tag_208260"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208260" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208260_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208260_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208260_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208260_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 62.28</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2501.html#inst_tag_218241" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208262'>
<hr>
<a name="inst_tag_208262"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208262" >config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208262_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208262_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208262_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208262_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.98</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod474.html#inst_tag_32249" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208249'>
<hr>
<a name="inst_tag_208249"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208249" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208249_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208249_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208249_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208249_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.24</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 56.71</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1050.html#inst_tag_75464" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208253'>
<hr>
<a name="inst_tag_208253"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208253" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208253_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208253_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208253_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208253_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.26</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 56.79</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod594.html#inst_tag_33434" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208254'>
<hr>
<a name="inst_tag_208254"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208254" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208254_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208254_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208254_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208254_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.34</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 54.01</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1930.html#inst_tag_176070" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208256'>
<hr>
<a name="inst_tag_208256"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208256" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208256_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208256_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208256_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208256_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 51.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod47.html#inst_tag_1741" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208258'>
<hr>
<a name="inst_tag_208258"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208258" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208258_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208258_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208258_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208258_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod986.html#inst_tag_70865" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208259'>
<hr>
<a name="inst_tag_208259"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208259" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208259_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208259_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208259_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208259_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.26</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 56.79</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod899.html#inst_tag_68967" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208263'>
<hr>
<a name="inst_tag_208263"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208263" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208263_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208263_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208263_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208263_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.34</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 54.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2623.html#inst_tag_236179" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208264'>
<hr>
<a name="inst_tag_208264"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208264" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208264_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208264_Toggle" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208264_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208264_Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.76</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 49.57</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod415.html#inst_tag_31733" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208261'>
<hr>
<a name="inst_tag_208261"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_208261" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s5 cl rt"><a href="mod2277.html#inst_tag_208261_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2277.html#inst_tag_208261_Toggle" > 35.71</a></td>
<td class="s0 cl rt"><a href="mod2277.html#inst_tag_208261_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod2277.html#inst_tag_208261_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.77</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 73.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1734.html#inst_tag_150410" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208242'>
<hr>
<a name="inst_tag_208242"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208242" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208242_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208242_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.26</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.77</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod998.html#inst_tag_73534" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208243'>
<hr>
<a name="inst_tag_208243"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208243" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208243_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208243_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.21</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_168" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208246'>
<hr>
<a name="inst_tag_208246"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208246" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208246_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_Toggle" > 78.57</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208246_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.27</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod772.html#inst_tag_40369" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208255'>
<hr>
<a name="inst_tag_208255"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208255" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.05</td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208255_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2277.html#inst_tag_208255_Toggle" > 85.71</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208255_FSM" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2277.html#inst_tag_208255_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.05</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.32</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1761.html#inst_tag_150632" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2277.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>9</td><td>81.82</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      1/1          				case ( Conditions_WAIT_RSP )
18010      1/1          					1'b1 : IntNextState = RSP ;
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      1/1          				case ( Conditions_RSP_IDLE )
18015      1/1          					1'b1 : IntNextState = IDLE ;
18016      1/1          					default : IntNextState = RSP ;
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2277.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">9</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">9</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2277.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2277.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "green">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "green">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "green">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "green">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208244'>
<a name="inst_tag_208244_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208244" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208244_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208244" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208244_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208244" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208244_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208244" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208247'>
<a name="inst_tag_208247_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208247" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208247_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208247" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208247_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208247" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208247_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208247" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208248'>
<a name="inst_tag_208248_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208248" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208248_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208248" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208248_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208248" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208248_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208248" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208250'>
<a name="inst_tag_208250_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208250" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208250_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208250" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">8</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">8</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208250_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208250" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208250_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208250" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208251'>
<a name="inst_tag_208251_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208251" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208251_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208251" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">8</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">8</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208251_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208251" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208251_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208251" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208241'>
<a name="inst_tag_208241_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208241" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208241_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208241" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208241_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208241" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208241_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208241" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208245'>
<a name="inst_tag_208245_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208245" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208245_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208245" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208245_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208245" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208245_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208245" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208252'>
<a name="inst_tag_208252_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208252" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208252_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208252" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208252_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208252" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208252_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208252" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208257'>
<a name="inst_tag_208257_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208257" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208257_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208257" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208257_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208257" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208257_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208257" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208260'>
<a name="inst_tag_208260_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208260" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208260_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208260" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208260_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208260" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208260_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208260" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208262'>
<a name="inst_tag_208262_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208262" >config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208262_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208262" >config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208262_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208262" >config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208262_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208262" >config_ss_tb.DUT.flexnoc.service_socket_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208249'>
<a name="inst_tag_208249_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208249" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208249_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208249" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208249_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208249" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208249_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208249" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208253'>
<a name="inst_tag_208253_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208253" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208253_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208253" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208253_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208253" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208253_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208253" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208254'>
<a name="inst_tag_208254_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208254" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208254_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208254" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208254_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208254" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208254_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208254" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208256'>
<a name="inst_tag_208256_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208256" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208256_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208256" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208256_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208256" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208256_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208256" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208258'>
<a name="inst_tag_208258_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208258" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208258_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208258" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208258_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208258" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208258_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208258" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208259'>
<a name="inst_tag_208259_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208259" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208259_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208259" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208259_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208259" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208259_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208259" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208263'>
<a name="inst_tag_208263_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208263" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208263_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208263" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208263_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208263" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208263_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208263" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208264'>
<a name="inst_tag_208264_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208264" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208264_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208264" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208264_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208264" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208264_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208264" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "red">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "red">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208261'>
<a name="inst_tag_208261_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208261" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>4</td><td>36.36</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
18010      <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
18015      <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
18016      <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208261_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208261" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208261_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208261" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208261_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208261" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "red">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "red">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "red">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "red">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208242'>
<a name="inst_tag_208242_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208242" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>9</td><td>81.82</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      1/1          				case ( Conditions_WAIT_RSP )
18010      1/1          					1'b1 : IntNextState = RSP ;
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      1/1          				case ( Conditions_RSP_IDLE )
18015      1/1          					1'b1 : IntNextState = IDLE ;
18016      1/1          					default : IntNextState = RSP ;
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208242_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208242" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208242_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208242" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208242_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208242" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "green">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "green">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "green">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "green">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208243'>
<a name="inst_tag_208243_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208243" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>9</td><td>81.82</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      1/1          				case ( Conditions_WAIT_RSP )
18010      1/1          					1'b1 : IntNextState = RSP ;
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      1/1          				case ( Conditions_RSP_IDLE )
18015      1/1          					1'b1 : IntNextState = IDLE ;
18016      1/1          					default : IntNextState = RSP ;
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208243_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208243" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208243_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208243" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208243_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208243" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "green">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "green">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "green">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "green">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208246'>
<a name="inst_tag_208246_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208246" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>9</td><td>81.82</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      1/1          				case ( Conditions_WAIT_RSP )
18010      1/1          					1'b1 : IntNextState = RSP ;
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      1/1          				case ( Conditions_RSP_IDLE )
18015      1/1          					1'b1 : IntNextState = IDLE ;
18016      1/1          					default : IntNextState = RSP ;
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208246_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208246" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">22</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208246_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208246" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208246_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208246" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "green">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "green">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "green">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "green">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208255'>
<a name="inst_tag_208255_Line"></a>
<b>Line Coverage for Instance : <a href="mod2277.html#inst_tag_208255" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>18002</td><td>11</td><td>9</td><td>81.82</td></tr>
</table>
<pre class="code"><br clear=all>
17996                   	always @( posedge Clk or negedge Clk_RstN )
17997      1/1          		if ( ! Clk_RstN )
17998      1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
17999      1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
18000                   	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
18001                   	begin
18002      1/1          		case  (IntCurState)
18003                   			IDLE :
18004      1/1          				case ( Conditions_IDLE_WAIT )
18005      1/1          					1'b1 : IntNextState = WAIT ;
18006      1/1          					default : IntNextState = IDLE ;
18007                   				endcase
18008                   			WAIT :
18009      1/1          				case ( Conditions_WAIT_RSP )
18010      1/1          					1'b1 : IntNextState = RSP ;
18011      <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
18012                   				endcase
18013                   			RSP :
18014      1/1          				case ( Conditions_RSP_IDLE )
18015      1/1          					1'b1 : IntNextState = IDLE ;
18016      1/1          					default : IntNextState = RSP ;
18017                   				endcase
18018      <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_208255_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2277.html#inst_tag_208255" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">9</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">9</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208255_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2277.html#inst_tag_208255" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">18006</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE->WAIT</td>
<td class="rt">18005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RSP->IDLE</td>
<td class="rt">17998</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">17998</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>WAIT->RSP</td>
<td class="rt">18010</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_208255_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2277.html#inst_tag_208255" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">18002</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17997      		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
17998      			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17999      		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18002      		case  (IntCurState)
           		<font color = "red">-1-</font>  
18003      			IDLE :
18004      				case ( Conditions_IDLE_WAIT )
           				<font color = "green">-2-</font>  
18005      					1'b1 : IntNextState = WAIT ;
           <font color = "green">					==></font>
18006      					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
18007      				endcase
18008      			WAIT :
18009      				case ( Conditions_WAIT_RSP )
           				<font color = "red">-3-</font>  
18010      					1'b1 : IntNextState = RSP ;
           <font color = "green">					==></font>
18011      					default : IntNextState = WAIT ;
           <font color = "red">					==></font>
18012      				endcase
18013      			RSP :
18014      				case ( Conditions_RSP_IDLE )
           				<font color = "green">-4-</font>  
18015      					1'b1 : IntNextState = IDLE ;
           <font color = "green">					==></font>
18016      					default : IntNextState = RSP ;
           <font color = "green">					==></font>
18017      				endcase
18018      			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>WAIT </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RSP </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_208241">
    <li>
      <a href="#inst_tag_208241_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208241_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208241_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208241_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208242">
    <li>
      <a href="#inst_tag_208242_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208242_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208242_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208242_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208243">
    <li>
      <a href="#inst_tag_208243_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208243_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208243_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208243_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208244">
    <li>
      <a href="#inst_tag_208244_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208244_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208244_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208244_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208245">
    <li>
      <a href="#inst_tag_208245_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208245_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208245_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208245_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208246">
    <li>
      <a href="#inst_tag_208246_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208246_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208246_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208246_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208247">
    <li>
      <a href="#inst_tag_208247_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208247_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208247_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208247_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208248">
    <li>
      <a href="#inst_tag_208248_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208248_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208248_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208248_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208249">
    <li>
      <a href="#inst_tag_208249_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208249_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208249_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208249_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208250">
    <li>
      <a href="#inst_tag_208250_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208250_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208250_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208250_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208251">
    <li>
      <a href="#inst_tag_208251_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208251_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208251_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208251_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208252">
    <li>
      <a href="#inst_tag_208252_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208252_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208252_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208252_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208253">
    <li>
      <a href="#inst_tag_208253_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208253_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208253_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208253_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208254">
    <li>
      <a href="#inst_tag_208254_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208254_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208254_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208254_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208255">
    <li>
      <a href="#inst_tag_208255_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208255_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208255_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208255_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208256">
    <li>
      <a href="#inst_tag_208256_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208256_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208256_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208256_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208257">
    <li>
      <a href="#inst_tag_208257_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208257_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208257_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208257_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208258">
    <li>
      <a href="#inst_tag_208258_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208258_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208258_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208258_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208259">
    <li>
      <a href="#inst_tag_208259_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208259_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208259_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208259_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208260">
    <li>
      <a href="#inst_tag_208260_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208260_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208260_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208260_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208261">
    <li>
      <a href="#inst_tag_208261_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208261_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208261_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208261_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208262">
    <li>
      <a href="#inst_tag_208262_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208262_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208262_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208262_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208263">
    <li>
      <a href="#inst_tag_208263_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208263_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208263_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208263_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208264">
    <li>
      <a href="#inst_tag_208264_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208264_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208264_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_208264_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
