INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/Arithmetic Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/alu_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/functional_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity functional_unit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/ripple_adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripple_adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/full_adder_sim/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder_tb
