// Seed: 1575461147
module module_0 (
    output wire id_0,
    input  wire id_1
);
  wire id_3;
  assign module_1.id_4 = 0;
  assign id_0 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    input wand id_12,
    output supply0 id_13,
    output wor id_14,
    output tri1 id_15,
    input uwire id_16,
    input wor id_17,
    output wire id_18,
    output tri0 id_19,
    output wor id_20,
    output wand id_21,
    output tri0 id_22,
    input supply1 id_23
);
  assign id_1 = id_10;
  module_0 modCall_1 (
      id_7,
      id_2
  );
endmodule
