#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014ec7ebe060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014ec7ebe1f0 .scope module, "testbench" "testbench" 3 4;
 .timescale 0 0;
P_0000014ec80b3010 .param/l "word_amount" 0 3 7, +C4<00000000000000000000000000011110>;
P_0000014ec80b3048 .param/l "word_size" 0 3 6, +C4<00000000000000000000000000010100>;
v0000014ec7ebbab0_0 .var "address", 4 0;
v0000014ec7ebbb50_0 .var "operation", 0 0;
v0000014ec7ebbbf0_0 .net "rdata", 19 0, v0000014ec7ebb8d0_0;  1 drivers
v0000014ec7ebbc90_0 .var "select", 0 0;
v0000014ec7ebbd30_0 .var "wdata", 19 0;
S_0000014ec7ebe380 .scope module, "ram_inst" "ram" 3 16, 4 4 0, S_0000014ec7ebe1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 1 "operation";
    .port_info 3 /INPUT 20 "wdata";
    .port_info 4 /OUTPUT 20 "rdata";
P_0000014ec80b2eb0 .param/l "word_amount" 0 4 7, +C4<00000000000000000000000000011110>;
P_0000014ec80b2ee8 .param/l "word_size" 0 4 6, +C4<00000000000000000000000000010100>;
v0000014ec7ebaa00_0 .net "address", 4 0, v0000014ec7ebbab0_0;  1 drivers
v0000014ec80b2c80_0 .var "memory", 599 0;
v0000014ec7ebb540_0 .net "operation", 0 0, v0000014ec7ebbb50_0;  1 drivers
v0000014ec7ebb8d0_0 .var "rdata", 19 0;
v0000014ec7ebb970_0 .net "select", 0 0, v0000014ec7ebbc90_0;  1 drivers
v0000014ec7ebba10_0 .net "wdata", 19 0, v0000014ec7ebbd30_0;  1 drivers
E_0000014ec80e89b0 .event posedge, v0000014ec7ebb970_0;
    .scope S_0000014ec7ebe380;
T_0 ;
    %pushi/vec4 0, 0, 600;
    %store/vec4 v0000014ec80b2c80_0, 0, 600;
    %end;
    .thread T_0, $init;
    .scope S_0000014ec7ebe380;
T_1 ;
    %wait E_0000014ec80e89b0;
    %load/vec4 v0000014ec7ebb540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000014ec80b2c80_0;
    %load/vec4 v0000014ec7ebaa00_0;
    %part/u 20;
    %store/vec4 v0000014ec7ebb8d0_0, 0, 20;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014ec7ebba10_0;
    %ix/getv 4, v0000014ec7ebaa00_0;
    %store/vec4 v0000014ec80b2c80_0, 4, 20;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014ec7ebe1f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014ec7ebbc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014ec7ebbb50_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000014ec7ebbab0_0, 0;
    %pushi/vec4 17, 0, 20;
    %assign/vec4 v0000014ec7ebbd30_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014ec7ebbc90_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014ec7ebbc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014ec7ebbb50_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000014ec7ebbab0_0, 0;
    %delay 1, 0;
    %load/vec4 v0000014ec7ebbbf0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call/w 3 32 "$display", "success" {0 0 0};
T_2.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014ec7ebbc90_0, 0;
    %delay 1, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000014ec7ebe1f0;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "var_dump.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "ram.sv";
