Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 90ffe857ac58417dbc9bd846432cae55 --incr --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot N_bit_adder_test_behav xil_defaultlib.N_bit_adder_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture sop_arch of entity work.OneBitFullAdder [onebitfulladder_default]
Compiling architecture ripple_adder of entity xil_defaultlib.N_bit_adder [\N_bit_adder(n=4)\]
Compiling architecture test_bench of entity xil_defaultlib.n_bit_adder_test
Built simulation snapshot N_bit_adder_test_behav
