
---------- Begin Simulation Statistics ----------
final_tick                               493388952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   100307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6135.70                       # Real time elapsed on the host
host_tick_rate                               80412844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613416058                       # Number of instructions simulated
sim_ops                                     615454840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493389                       # Number of seconds simulated
sim_ticks                                493388952500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.608601                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77549487                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89540168                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8566488                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119934424                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11692427                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11828835                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          136408                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155727067                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053011                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509396                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5630605                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138973009                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17626139                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55959319                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561802557                       # Number of instructions committed
system.cpu0.commit.committedOps             562313226                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    896021867                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627566                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.428808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    633273367     70.68%     70.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155566502     17.36%     88.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35523228      3.96%     92.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34650298      3.87%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11684581      1.30%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4425811      0.49%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1030704      0.12%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2241237      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17626139      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    896021867                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672087                       # Number of function calls committed.
system.cpu0.commit.int_insts                543445378                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758252                       # Number of loads committed
system.cpu0.commit.membars                    1019954                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019960      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311055227     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267640     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815420     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562313226                       # Class of committed instruction
system.cpu0.commit.refs                     245083088                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561802557                       # Number of Instructions Simulated
system.cpu0.committedOps                    562313226                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.734011                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.734011                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114881808                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2940586                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75866489                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630898595                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               347733385                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435930733                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5635675                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9612434                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2672696                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155727067                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102475398                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558716500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2921524                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650582183                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17143146                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159856                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339565987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89241914                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.667831                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         906854297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.717969                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451099266     49.74%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               337263508     37.19%     86.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61286824      6.76%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43690788      4.82%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10593783      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1753863      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145162      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020636      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           906854297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67317260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5745654                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146595244                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.629476                       # Inst execution rate
system.cpu0.iew.exec_refs                   276318905                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77754712                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89998562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197861209                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512672                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2857165                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78823440                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618254951                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198564193                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3935364                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            613217503                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                534238                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2419944                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5635675                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3560728                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9673075                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32046                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5605                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3541069                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23102957                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8498604                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5605                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       830577                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4915077                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272905125                       # num instructions consuming a value
system.cpu0.iew.wb_count                    606181336                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836195                       # average fanout of values written-back
system.cpu0.iew.wb_producers                228201827                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.622253                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     606287003                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746093188                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387602050                       # number of integer regfile writes
system.cpu0.ipc                              0.576698                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.576698                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020985      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332915018     53.94%     54.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213147      0.68%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.16%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           200348093     32.46%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77637510     12.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617152867                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     880384                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001427                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169456     19.25%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                609233     69.20%     88.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101680     11.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             617012211                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2142117098                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    606181285                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        674201412                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616722156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617152867                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532795                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55941722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76789                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           431                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12451436                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    906854297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.680542                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871650                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          478262256     52.74%     52.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286455958     31.59%     84.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104046927     11.47%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31333999      3.46%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5889660      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             384324      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             322043      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84500      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74630      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      906854297                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.633516                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7516857                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1398692                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197861209                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78823440                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       974171557                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12606373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97327479                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357823976                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4043570                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               353813364                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4792313                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8014                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764624874                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627135576                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402495264                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432159588                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9330118                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5635675                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17817607                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44671284                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764624830                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100584                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3174                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8244439                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3157                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1496655364                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247385945                       # The number of ROB writes
system.cpu0.timesIdled                       11180049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.002264                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2947461                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3684222                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           390139                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4878043                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138288                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141663                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3375                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5508542                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8881                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289571                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420138                       # Number of branches committed
system.cpu1.commit.bw_lim_events               486395                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2498468                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19246822                       # Number of instructions committed
system.cpu1.commit.committedOps              19756220                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114325179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172807                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822501                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106111649     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4101249      3.59%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1378100      1.21%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1262661      1.10%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       322914      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115820      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475865      0.42%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70526      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       486395      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114325179                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227572                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555546                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320603                       # Number of loads committed
system.cpu1.commit.membars                    1018447                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018447      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647943     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829791     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259901      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756220                       # Class of committed instruction
system.cpu1.commit.refs                       7089704                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19246822                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756220                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.001611                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.001611                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100987100                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105917                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2801880                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23321584                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3771969                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8688737                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290023                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               264089                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1095440                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5508542                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3657267                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110350338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                72123                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23908986                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 781182                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047688                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4092339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3085749                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206983                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114833269                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212652                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.636364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99617878     86.75%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9283026      8.08%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3498853      3.05%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1846845      1.61%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  406811      0.35%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  108452      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   71226      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114833269                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         678668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              309664                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4782035                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186431                       # Inst execution rate
system.cpu1.iew.exec_refs                     7773113                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1855621                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86438689                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5976167                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510037                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308930                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1934297                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22249451                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5917492                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271127                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21535016                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                331434                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               866327                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290023                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1826520                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146950                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6939                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1247                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       655564                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       165196                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           434                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93010                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216654                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12371743                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21248294                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838549                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10374308                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21257323                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26823898                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14238380                       # number of integer regfile writes
system.cpu1.ipc                              0.166622                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166622                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018653      4.67%      4.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12927307     59.28%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6497435     29.80%     93.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1362602      6.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21806143                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     607641                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027866                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122900     20.23%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                426383     70.17%     90.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58354      9.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21395115                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159089311                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21248282                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24742950                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20720842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21806143                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528609                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2493230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36143                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           357                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1118675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114833269                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189894                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101346824     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8891648      7.74%     96.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2590688      2.26%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             934094      0.81%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             724671      0.63%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             127566      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             158542      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30817      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28419      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114833269                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188778                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3282122                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          346079                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5976167                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1934297                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       115511937                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   871247849                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91876306                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167446                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3434693                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4341740                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                706642                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3765                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28753892                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22950636                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15365096                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8862409                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5051921                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290023                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9439633                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2197650                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28753880                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23158                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6917732                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           808                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136092484                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45018519                       # The number of ROB writes
system.cpu1.timesIdled                          12761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.218844                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2271079                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2462706                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255808                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4013437                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98707                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102068                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3361                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4418133                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2608                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509180                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170649                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647339                       # Number of branches committed
system.cpu2.commit.bw_lim_events               417983                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528222                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1780203                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505810                       # Number of instructions committed
system.cpu2.commit.committedOps              17015186                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112999312                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150578                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775977                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106015558     93.82%     93.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3476343      3.08%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1154657      1.02%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1078832      0.95%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229756      0.20%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89970      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473196      0.42%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63017      0.06%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       417983      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112999312                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174086                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893578                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697282                       # Number of loads committed
system.cpu2.commit.membars                    1018425                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018425      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797062     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206462     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993099      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015186                       # Class of committed instruction
system.cpu2.commit.refs                       6199573                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505810                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015186                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.881723                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.881723                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102970027                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87768                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2162703                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19451552                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2832744                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6314653                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170952                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               225718                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1052278                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4418133                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3107089                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109779117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                47173                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19803021                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 512222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038896                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3305425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2369786                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.174340                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113340654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.179226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591361                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100743845     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7625396      6.73%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2960828      2.61%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1493496      1.32%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  365652      0.32%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85539      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65696      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113340654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         247752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185907                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3928116                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161112                       # Inst execution rate
system.cpu2.iew.exec_refs                     6658397                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526780                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87975688                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5127116                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510050                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178913                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1558524                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18791596                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5131617                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151870                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18300469                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                387273                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               889285                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170952                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1853333                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          104096                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4180                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          522                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       429834                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        56233                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           144                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48774                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137133                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10788603                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18116962                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.848474                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9153849                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.159497                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18122187                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22581807                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12259259                       # number of integer regfile writes
system.cpu2.ipc                              0.145312                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145312                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018635      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10733068     58.17%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5677217     30.77%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023274      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18452339                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     582745                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031581                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117433     20.15%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                412567     70.80%     90.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                52741      9.05%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18016433                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150869478                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18116950                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20568095                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17262999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18452339                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528597                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1776409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41429                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           375                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       756107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113340654                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.162804                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.600938                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101898213     89.90%     89.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7711422      6.80%     96.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2002936      1.77%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             736152      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             689308      0.61%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             112548      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144100      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25783      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20192      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113340654                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.162449                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3195175                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          353133                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5127116                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1558524                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       113588406                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   873171482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93361876                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442392                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3495249                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3317045                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                748303                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2425                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23794301                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19217950                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13018294                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6594128                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5514126                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170952                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9872138                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1575902                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23794289                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24515                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               864                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6892899                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131375665                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37932386                       # The number of ROB writes
system.cpu2.timesIdled                           4795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.862769                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2206504                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2728702                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           395259                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3862836                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115010                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         201419                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           86409                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4344159                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1250                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509149                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           230314                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470658                       # Number of branches committed
system.cpu3.commit.bw_lim_events               371125                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2219455                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860869                       # Number of instructions committed
system.cpu3.commit.committedOps              16370208                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106924016                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153101                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.774495                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100101012     93.62%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3402840      3.18%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1182941      1.11%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1038373      0.97%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215928      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77527      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473870      0.44%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60400      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       371125      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106924016                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151223                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255101                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568760                       # Number of loads committed
system.cpu3.commit.membars                    1018375                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018375      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353952     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077909     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919834      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370208                       # Class of committed instruction
system.cpu3.commit.refs                       5997755                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860869                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370208                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.777174                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.777174                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96693867                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               165823                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2111451                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19759218                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3039125                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6205511                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                230615                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               306404                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1183134                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4344159                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3164834                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103592360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44692                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20269660                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 791120                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040414                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3364331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2321514                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.188569                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107352252                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193569                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.629572                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94851164     88.36%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7406200      6.90%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2924959      2.72%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1462920      1.36%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  511212      0.48%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84881      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110698      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107352252                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         139615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              243109                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3775381                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.165278                       # Inst execution rate
system.cpu3.iew.exec_refs                     6414457                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442235                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81818741                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4981103                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510017                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           389190                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460949                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18586073                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4972222                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           295728                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17766062                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                533169                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               931347                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                230615                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2054844                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93699                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2198                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       412343                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31954                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43629                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        199480                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10445789                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17613043                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848966                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8868120                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163855                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17617993                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21796926                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11984596                       # number of integer regfile writes
system.cpu3.ipc                              0.147554                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147554                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018594      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10593036     58.65%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5513249     30.52%     94.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936771      5.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18061790                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     576794                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031934                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122758     21.28%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406771     70.52%     91.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47261      8.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17619974                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144116986                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17613031                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20802016                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17057610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18061790                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528463                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2215864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64388                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1019672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107352252                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.168248                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.611173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96224090     89.63%     89.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7390853      6.88%     96.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2058678      1.92%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             707741      0.66%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             678687      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             105375      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140603      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24683      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21542      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107352252                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.168029                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180055                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          360992                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4981103                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460949                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       107491867                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   879267787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87154305                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036982                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3223293                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3626198                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                795580                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1445                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23981970                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19467405                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13441699                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6558968                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5635031                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                230615                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9750760                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2404717                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23981958                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31406                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               870                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6868478                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           869                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125141150                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37608383                       # The number of ROB writes
system.cpu3.timesIdled                           2373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2359604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4672325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311836                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26050611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2036019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52244872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2091191                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             848708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1579183                       # Transaction distribution
system.membus.trans_dist::CleanEvict           733419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              905                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            568                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1507385                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1507347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        848708                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7028377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7028377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251855232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251855232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1364                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2359720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2359720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2359720                       # Request fanout histogram
system.membus.respLayer1.occupancy        12650270634                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11661320213                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3381751906.976744                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20284851932.065334                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199432241000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57142956500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 436245996000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3100986                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3100986                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3100986                       # number of overall hits
system.cpu2.icache.overall_hits::total        3100986                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6103                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6103                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6103                       # number of overall misses
system.cpu2.icache.overall_misses::total         6103                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    248037000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    248037000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    248037000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    248037000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3107089                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3107089                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3107089                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3107089                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001964                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001964                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001964                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001964                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40641.815501                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40641.815501                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40641.815501                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40641.815501                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5419                       # number of writebacks
system.cpu2.icache.writebacks::total             5419                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          652                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          652                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          652                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          652                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5451                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5451                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5451                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5451                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    221356000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    221356000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    221356000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    221356000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001754                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001754                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001754                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001754                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40608.328747                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40608.328747                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40608.328747                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40608.328747                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5419                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3100986                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3100986                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6103                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6103                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    248037000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    248037000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3107089                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3107089                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001964                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001964                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40641.815501                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40641.815501                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          652                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          652                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5451                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5451                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    221356000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    221356000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001754                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001754                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40608.328747                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40608.328747                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977223                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3019551                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5419                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           557.215538                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348832000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977223                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999288                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999288                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6219629                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6219629                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4602457                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4602457                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4602457                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4602457                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1332846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1332846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1332846                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1332846                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 175708199086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 175708199086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 175708199086                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 175708199086                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5935303                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5935303                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5935303                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5935303                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224562                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131829.332936                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131829.332936                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131829.332936                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131829.332936                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1401892                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        78613                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17813                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1160                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.700500                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.769828                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531732                       # number of writebacks
system.cpu2.dcache.writebacks::total           531732                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1006804                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1006804                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1006804                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1006804                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326042                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326042                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38435535818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38435535818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38435535818                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38435535818                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054933                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054933                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054933                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054933                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117885.228952                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117885.228952                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117885.228952                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117885.228952                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531732                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4147537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4147537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       795062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       795062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83271002500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83271002500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4942599                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4942599                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.160859                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.160859                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104735.231340                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104735.231340                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       639621                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       639621                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155441                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155441                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17144642500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17144642500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110296.784632                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110296.784632                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454920                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454920                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537784                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537784                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  92437196586                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  92437196586                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541737                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541737                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171885.360267                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171885.360267                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21290893318                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21290893318                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171855                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171855                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124799.346534                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124799.346534                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5200000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5200000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.399254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.399254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24299.065421                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24299.065421                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7243.243243                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7243.243243                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1111500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1111500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450704                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450704                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6946.875000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6946.875000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       969500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       969500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.445070                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.445070                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6136.075949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6136.075949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       287500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       287500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       271500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       271500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224369                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224369                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20920322500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20920322500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509180                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509180                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440648                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440648                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93240.699473                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93240.699473                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224369                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224369                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20695953500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20695953500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440648                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440648                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92240.699473                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92240.699473                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.183001                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5436150                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550242                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.879562                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348843500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.183001                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880719                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880719                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13441018                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13441018                       # Number of data accesses
system.cpu3.numPwrStateTransitions                221                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3957546644.144144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21830074569.260853                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          108     97.30%     97.30% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.90%     98.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.90%     99.10% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.90%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199432175500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54101275000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 439287677500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3161715                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3161715                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3161715                       # number of overall hits
system.cpu3.icache.overall_hits::total        3161715                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3119                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3119                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3119                       # number of overall misses
system.cpu3.icache.overall_misses::total         3119                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    147268500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    147268500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    147268500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    147268500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3164834                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3164834                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3164834                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3164834                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000986                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000986                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000986                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000986                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47216.575826                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47216.575826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47216.575826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47216.575826                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2880                       # number of writebacks
system.cpu3.icache.writebacks::total             2880                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          207                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2912                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2912                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2912                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2912                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    133778500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133778500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    133778500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133778500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000920                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000920                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 45940.418956                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45940.418956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 45940.418956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45940.418956                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2880                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3161715                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3161715                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3119                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3119                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    147268500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    147268500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3164834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3164834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47216.575826                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47216.575826                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          207                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2912                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2912                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    133778500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133778500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 45940.418956                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45940.418956                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976871                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3106257                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2880                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1078.561458                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355411000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976871                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999277                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999277                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6332580                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6332580                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4440095                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4440095                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4440095                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4440095                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1287150                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1287150                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1287150                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1287150                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 173038499240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 173038499240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 173038499240                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 173038499240                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5727245                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5727245                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5727245                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5727245                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224742                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224742                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224742                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224742                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 134435.379901                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134435.379901                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 134435.379901                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134435.379901                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1363277                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        78091                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15873                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1053                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.886537                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.160494                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496287                       # number of writebacks
system.cpu3.dcache.writebacks::total           496287                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       981347                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       981347                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       981347                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       981347                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305803                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305803                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305803                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305803                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36389368943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36389368943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36389368943                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36389368943                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053394                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053394                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053394                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053394                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118996.114960                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118996.114960                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118996.114960                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118996.114960                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496287                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4029125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4029125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       778689                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       778689                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81218552500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81218552500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4807814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4807814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161963                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161963                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104301.656374                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104301.656374                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       628619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       628619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150070                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150070                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16861827500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16861827500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112359.748784                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112359.748784                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  91819946740                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  91819946740                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180584.050183                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180584.050183                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352728                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352728                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19527541443                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19527541443                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125391.159504                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125391.159504                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4249500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4249500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.398510                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.398510                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19857.476636                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19857.476636                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       437500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       437500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.113594                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.113594                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7172.131148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7172.131148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1166000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1166000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.459893                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.459893                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6779.069767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6779.069767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1013000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1013000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5958.823529                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5958.823529                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       285000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       285000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305537                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305537                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203612                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203612                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19132135500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19132135500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509149                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509149                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399907                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399907                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93963.693201                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93963.693201                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203612                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203612                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18928523500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18928523500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399907                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399907                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92963.693201                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92963.693201                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.437457                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5254048                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509213                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.317977                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355422500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.437457                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.919921                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.919921                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12983848                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12983848                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       484861000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   815476590.831909                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2656805500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   487085759500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6303193000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88117965                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88117965                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88117965                       # number of overall hits
system.cpu0.icache.overall_hits::total       88117965                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14357433                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14357433                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14357433                       # number of overall misses
system.cpu0.icache.overall_misses::total     14357433                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183295945494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183295945494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183295945494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183295945494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102475398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102475398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102475398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102475398                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140106                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140106                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140106                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140106                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12766.623776                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12766.623776                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12766.623776                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12766.623776                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2303                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.151899                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12837890                       # number of writebacks
system.cpu0.icache.writebacks::total         12837890                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1519510                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1519510                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1519510                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1519510                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12837923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12837923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12837923                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12837923                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157715442495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157715442495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157715442495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157715442495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125278                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125278                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125278                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125278                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12285.121393                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12285.121393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12285.121393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12285.121393                       # average overall mshr miss latency
system.cpu0.icache.replacements              12837890                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88117965                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88117965                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14357433                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14357433                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183295945494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183295945494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102475398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102475398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12766.623776                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12766.623776                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1519510                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1519510                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12837923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12837923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157715442495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157715442495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125278                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125278                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12285.121393                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12285.121393                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100954468                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12837890                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.863790                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217788718                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217788718                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238011803                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238011803                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238011803                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238011803                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16383357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16383357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16383357                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16383357                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 529082311078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 529082311078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 529082311078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 529082311078                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254395160                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254395160                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254395160                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254395160                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064401                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064401                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32293.888919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32293.888919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32293.888919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32293.888919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7275807                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       253796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           140328                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2942                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.848576                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.266485                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11633402                       # number of writebacks
system.cpu0.dcache.writebacks::total         11633402                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4920281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4920281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4920281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4920281                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11463076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11463076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11463076                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11463076                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227109400893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227109400893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227109400893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227109400893                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045060                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045060                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19812.256404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19812.256404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19812.256404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19812.256404                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11633402                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172084375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172084375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12497350                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12497350                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 340012972000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 340012972000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184581725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184581725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27206.805603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27206.805603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2960414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2960414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9536936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9536936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170921832000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170921832000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17922.090701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17922.090701                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65927428                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65927428                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3886007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3886007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 189069339078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 189069339078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48653.885358                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48653.885358                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1959867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1959867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1926140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1926140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56187568893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56187568893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027590                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027590                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29171.072141                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29171.072141                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8666000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8666000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9870.159453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9870.159453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          842                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          842                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016981                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016981                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32680.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32680.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2212000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2212000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8072.992701                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8072.992701                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1945000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1945000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134067                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134067                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7257.462687                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7257.462687                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191170                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191170                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17308915500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17308915500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375288                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375288                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90542.007114                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90542.007114                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191170                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191170                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17117745500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17117745500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375288                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375288                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89542.007114                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89542.007114                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.873429                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249987658                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11653968                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.450862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.873429                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521471350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521471350                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12799998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10755673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               49820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               42903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42132                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23705742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12799998                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10755673                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9947                       # number of overall hits
system.l2.overall_hits::.cpu1.data              49820                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3591                       # number of overall hits
system.l2.overall_hits::.cpu2.data              42903                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1678                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42132                       # number of overall hits
system.l2.overall_hits::total                23705742                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            876339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488692                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453905                       # number of demand (read+write) misses
system.l2.demand_misses::total                2358475                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37922                       # number of overall misses
system.l2.overall_misses::.cpu0.data           876339                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4689                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493834                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1860                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488692                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1234                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453905                       # number of overall misses
system.l2.overall_misses::total               2358475                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3318082478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  90898501756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    444842492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57051779738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    171095495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57471928133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    109461994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53760050651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     263225742737                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3318082478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  90898501756                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    444842492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57051779738                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    171095495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57471928133                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    109461994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53760050651                       # number of overall miss cycles
system.l2.overall_miss_latency::total    263225742737                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12837920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11632012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26064217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12837920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11632012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26064217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.320374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.341222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.919294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.423764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.320374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.341222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.919294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.423764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87497.560203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103725.272704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94869.373427                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115528.253903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91986.825269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117603.578804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88705.019449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118438.991972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111608.451536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87497.560203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103725.272704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94869.373427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115528.253903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91986.825269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117603.578804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88705.019449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118438.991972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111608.451536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1579185                       # number of writebacks
system.l2.writebacks::total                   1579185                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            371                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            354                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2418                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           371                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           354                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2418                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       875968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2356057                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       875968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2356057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2933892479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82114345782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    376412492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52090016773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    129897997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52562940162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     82498494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49206731673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 239496735852                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2933892479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82114345782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    376412492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52090016773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    129897997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52562940162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     82498494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49206731673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 239496735852                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.296187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.907645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.273344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.918626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.333104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.296187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.907645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.273344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.918626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.333104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090394                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77554.651837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93741.261989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86831.024683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105563.977288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87179.863758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107636.611934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85049.993814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108460.841896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101651.503275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77554.651837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93741.261989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86831.024683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105563.977288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87179.863758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107636.611934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85049.993814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108460.841896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101651.503275                       # average overall mshr miss latency
system.l2.replacements                        4402321                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3391272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3391272                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3391272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3391272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22563842                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22563842                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22563842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22563842                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  153                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1687000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1687000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              254                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.116667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.037736                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.130435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.397638                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19616.279070                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16702.970297                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1731500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2035500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.116667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.037736                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.130435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.397638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20133.720930                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20153.465347                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.291667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.315789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.303030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.205128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.276074                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       426500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       130000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       920500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.291667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.315789                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.303030                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.205128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.276074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20309.523810                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20455.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1624705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1696282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         482562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         353806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1507348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52394588114                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40173645019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40894367382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37404771214                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  170867371729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2107267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3203630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.228999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.939412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.925750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.470513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108575.868208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114723.825434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115584.154542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116597.323635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113356.286491                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       482562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       353806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1507348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47568962625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36671865538                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37356298400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34196733729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 155793860292                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.228999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.939412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.925750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.470513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98575.856833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104723.798359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105584.129156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106597.300303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103356.265635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12799998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12815214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3318082478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    444842492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    171095495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    109461994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4043482459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12837920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12860919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.320374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.341222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.423764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87497.560203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94869.373427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91986.825269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88705.019449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88469.149087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          354                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          370                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          264                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1080                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2933892479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    376412492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    129897997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     82498494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3522701462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.296187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.273344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.333104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77554.651837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86831.024683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87179.863758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85049.993814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78940.088784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9130968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        26792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9194246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       393777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          805422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38503913642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16878134719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16577560751                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16355279437                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88314888549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9524745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9999668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.870401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.890291                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97781.012202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117489.121442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122900.528973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122877.788741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109650.454729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          371                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          355                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       393406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       804084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34545383157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15418151235                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15206641762                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15009997944                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80180174098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.840533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.868110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.888799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87811.022600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107617.550570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113034.480990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112959.895424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99716.166592                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          692                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          459                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          468                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          535                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2154                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          695                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          459                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          468                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          535                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2157                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.995683                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          692                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          459                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          535                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18982655                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13036770                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     14578752                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     16201719                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     62799896                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.995683                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 27431.582370                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 28402.549020                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 31151.179487                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 30283.586916                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 29155.012071                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999811                       # Cycle average of tags in use
system.l2.tags.total_refs                    52017178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4402324                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.815845                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.120075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.894715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.664640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.087950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.050332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.144795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.385385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420577628                       # Number of tag accesses
system.l2.tags.data_accesses                420577628                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2421056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56061888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        277440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31580480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         95360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31253568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29035648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150787520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2421056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       277440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        62080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2855936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101067712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101067712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         875967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2356055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1579183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1579183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4906993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113626152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           562315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64007270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           193276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63344685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           125824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58849408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305615923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4906993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       562315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       193276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       125824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5788407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204843889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204843889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204843889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4906993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113626152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          562315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64007270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          193276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63344685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          125824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58849408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510459812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    863428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002908309250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5029440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2356055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1579183                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2356055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1579183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  97579924125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11628870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            141188186625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41955.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60705.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1047474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2356055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1579183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  802837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  638457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  201267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   65165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  12591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1885265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.380549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.164605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.761958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1263427     67.02%     67.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       424733     22.53%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79196      4.20%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32301      1.71%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17691      0.94%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11123      0.59%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7657      0.41%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5829      0.31%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43308      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1885265                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.927316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.664312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97196     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88498     91.05%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              950      0.98%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6040      6.21%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1366      1.41%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              266      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148849536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1937984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100725312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150787520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101067712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       301.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493388919500                       # Total gap between requests
system.mem_ctrls.avgGap                     125377.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2420992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55259392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       277440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31237376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        95360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30852352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        62080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28644544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100725312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4906863.008855068125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111999654.066028162837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 562314.982113427017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63311867.527070343494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 193275.507116264431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62531501.452700242400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 125823.652283742616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58056719.460089653730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204149913.551215976477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       875967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1579183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1367069992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45691911146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    193850998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31434487606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     67046248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32134174206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41704252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30257942177                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11867855399931                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36138.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52161.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44717.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63704.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44997.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65803.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42994.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66694.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7515186.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7222895400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3839040975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8431026240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4366587420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38947278240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106515848130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99763801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       269086477845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.384076                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 258100957251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16475160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218812835249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6237982380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3315539700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8175000120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3848820840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38947278240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178600505970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39060931680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       278186058930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.827093                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99643339496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16475160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377270453004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3348394615.384615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20201452859.491440                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     97.69%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199432293000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58097652500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 435291300000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3640691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3640691                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3640691                       # number of overall hits
system.cpu1.icache.overall_hits::total        3640691                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16576                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16576                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16576                       # number of overall misses
system.cpu1.icache.overall_misses::total        16576                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    653539000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    653539000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    653539000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    653539000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3657267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3657267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3657267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3657267                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004532                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004532                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004532                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004532                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39426.821911                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39426.821911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39426.821911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39426.821911                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14604                       # number of writebacks
system.cpu1.icache.writebacks::total            14604                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1940                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1940                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1940                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1940                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14636                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14636                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    580206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    580206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    580206000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    580206000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39642.388631                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39642.388631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39642.388631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39642.388631                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14604                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3640691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3640691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    653539000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    653539000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3657267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3657267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004532                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004532                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39426.821911                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39426.821911                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1940                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1940                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    580206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    580206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39642.388631                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39642.388631                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977521                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3596482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14604                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           246.266913                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341763000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977521                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999298                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999298                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7329170                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7329170                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5485705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5485705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5485705                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5485705                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1442989                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1442989                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1442989                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1442989                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 173000324307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 173000324307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 173000324307                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 173000324307                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6928694                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6928694                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6928694                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6928694                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208263                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208263                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 119890.258558                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119890.258558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 119890.258558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119890.258558                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1524769                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       100470                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20728                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1365                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.560836                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.604396                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543840                       # number of writebacks
system.cpu1.dcache.writebacks::total           543840                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1095016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1095016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1095016                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1095016                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347973                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39167871630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39167871630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39167871630                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39167871630                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050222                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050222                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050222                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050222                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112560.088369                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112560.088369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112560.088369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112560.088369                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543840                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4804488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4804488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       864704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       864704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83265771000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83265771000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5669192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5669192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96293.958395                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96293.958395                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       693742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       693742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17555972500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17555972500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102689.325698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102689.325698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       681217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        681217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       578285                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       578285                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  89734553307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  89734553307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 155173.579303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155173.579303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       401274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       401274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177011                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177011                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21611899130                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21611899130                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140540                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140540                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122093.537294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122093.537294                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4934500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4934500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.454219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.454219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19503.952569                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19503.952569                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.147217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.147217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6103.658537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6103.658537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       832500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       832500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.413994                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.413994                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5862.676056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5862.676056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       708500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       708500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5024.822695                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5024.822695                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       261000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       261000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       244000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       244000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292205                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292205                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216983                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216983                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19894730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19894730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426135                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426135                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91687.966338                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91687.966338                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216983                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216983                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19677747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19677747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426135                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426135                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90687.966338                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90687.966338                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.026213                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6342137                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564763                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.229732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341774500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.026213                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907069                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907069                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15442357                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15442357                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493388952500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22862953                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4970457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22674747                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2823136                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1057                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           686                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1743                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3274061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3274060                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12860922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10002033                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2157                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38513732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34920809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1653213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78273775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643251776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1488985216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1871360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69599168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       695680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68052608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       370688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63508480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336334976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4476497                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105730240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30571218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087789                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28193676     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2223540      7.27%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35610      0.12%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  84516      0.28%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33876      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30571218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52205190462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825611988                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8370523                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763940142                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4504663                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17482181777                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19276759664                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847469366                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22147026                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               536000257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                   449466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1603.97                       # Real time elapsed on the host
host_tick_rate                               26566095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718665345                       # Number of instructions simulated
sim_ops                                     720931623                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042611                       # Number of seconds simulated
sim_ticks                                 42611304500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.951403                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7569231                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7888609                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1330086                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13697222                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33814                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54523                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20709                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14690244                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12450                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1119405                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5961915                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1427386                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         138184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23632739                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27388214                       # Number of instructions committed
system.cpu0.commit.committedOps              27452307                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67290399                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.407968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57146398     84.93%     84.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5554775      8.25%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1435469      2.13%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       750022      1.11%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330715      0.49%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       158169      0.24%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168520      0.25%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318945      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1427386      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67290399                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70123                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27015301                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6771029                       # Number of loads committed
system.cpu0.commit.membars                      96503                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97187      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19512954     71.08%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6770      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6774744     24.68%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1055508      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27452307                       # Class of committed instruction
system.cpu0.commit.refs                       7831135                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27388214                       # Number of Instructions Simulated
system.cpu0.committedOps                     27452307                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.992154                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.992154                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33278090                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               212573                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6563064                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56510510                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7641966                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28221075                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1122231                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               644821                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1031926                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14690244                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3755741                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63095522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82620                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1013                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64363239                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2665824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179259                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6865759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7603045                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.785399                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71295288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.907927                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.051123                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32488361     45.57%     45.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20625453     28.93%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11944488     16.75%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5511928      7.73%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  243379      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291070      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  128537      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15947      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46125      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71295288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10654465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1250356                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9440310                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544732                       # Inst execution rate
system.cpu0.iew.exec_refs                    12914755                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1148555                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11864938                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12639842                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             69972                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           575931                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251016                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51042574                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11766200                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1322459                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44640629                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60792                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3503997                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1122231                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3632251                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17939                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5868813                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       190910                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       451157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        799199                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31356812                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42521172                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816308                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25596804                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518869                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42817544                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57227372                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32218829                       # number of integer regfile writes
system.cpu0.ipc                              0.334207                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334207                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            99845      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32387835     70.46%     70.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7060      0.02%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1963      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1380      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12308838     26.78%     97.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1154215      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            633      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45963088                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3382                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6719                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3364                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     313881                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006829                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178790     56.96%     56.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     56.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     68      0.02%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                123020     39.19%     96.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11940      3.80%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46173742                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163602175                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42517901                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74629665                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50837208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45963088                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             205366                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23590269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73549                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         67182                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10144984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71295288                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46788302     65.63%     65.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13090471     18.36%     83.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5856132      8.21%     92.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2836974      3.98%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1738460      2.44%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             468406      0.66%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             297393      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             183997      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35153      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71295288                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560869                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           140358                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10913                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12639842                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251016                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6201                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81949753                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3272872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20281617                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20408367                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                297827                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8983270                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8347727                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               250876                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70278052                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54207873                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40663769                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27621557                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                391963                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1122231                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9383485                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20255406                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2850                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70275202                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3903128                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             63578                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2440400                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         63572                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   116917145                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106182436                       # The number of ROB writes
system.cpu0.timesIdled                         111890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2658                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.053700                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7648377                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7721445                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1317269                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13718351                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12302                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17023                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4721                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14618493                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1947                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3983                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1118650                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5726497                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1312802                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24124566                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26099907                       # Number of instructions committed
system.cpu1.commit.committedOps              26161754                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64114860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.408045                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374174                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54228987     84.58%     84.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5523962      8.62%     93.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1392026      2.17%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       702953      1.10%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319532      0.50%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156524      0.24%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       164801      0.26%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313273      0.49%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1312802      2.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64114860                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20358                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25740154                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6526876                       # Number of loads committed
system.cpu1.commit.membars                      92987                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92987      0.36%      0.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18788838     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            213      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6530859     24.96%     97.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748503      2.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26161754                       # Class of committed instruction
system.cpu1.commit.refs                       7279362                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26099907                       # Number of Instructions Simulated
system.cpu1.committedOps                     26161754                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.687996                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.687996                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32215559                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199800                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6612582                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55812051                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5632240                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28180186                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1120210                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               616984                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1015579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14618493                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3579300                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62250004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57839                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63736908                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2637658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208370                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4594880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7660679                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908497                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68163774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.940767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29582289     43.40%     43.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20555371     30.16%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11883353     17.43%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5481421      8.04%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  205991      0.30%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280065      0.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  127518      0.19%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11652      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   36114      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68163774                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1992677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1254546                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9285098                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.621742                       # Inst execution rate
system.cpu1.iew.exec_refs                    12388044                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    846719                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11827253                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12445223                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62875                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           578506                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1012559                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50247399                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11541325                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1313210                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43619213                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61918                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3118387                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1120210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3243745                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9382                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5918347                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       260073                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       457382                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        797164                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30715703                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41507189                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817817                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25119831                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591638                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41831651                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55857006                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31664414                       # number of integer regfile writes
system.cpu1.ipc                              0.372024                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.372024                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94492      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31913062     71.02%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 264      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12072285     26.87%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             851966      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44932423                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     269715                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006003                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171108     63.44%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97772     36.25%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  835      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45107646                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158375699                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41507189                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74333108                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50057342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44932423                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             190057                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24085645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77364                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         60234                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10536703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68163774                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.659183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.147796                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44133496     64.75%     64.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12726418     18.67%     83.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5888323      8.64%     92.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2825101      4.14%     96.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1699060      2.49%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             424648      0.62%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265721      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             167806      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33201      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68163774                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.640460                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           120956                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9019                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12445223                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1012559                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu1.numCycles                        70156451                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14974218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19924843                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19636313                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                292033                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6966270                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8366736                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               244045                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69422749                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53470630                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40246909                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27569520                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 43887                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1120210                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9044148                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20610596                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69422749                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3538783                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             58038                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2302193                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         58013                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   113078615                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104628616                       # The number of ROB writes
system.cpu1.timesIdled                          22785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.946337                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7604523                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7844054                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1316892                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13543475                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12670                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16885                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4215                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14449779                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1988                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3949                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1124992                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5684509                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1239561                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         116400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24515673                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25957595                       # Number of instructions committed
system.cpu2.commit.committedOps              26012741                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63282473                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.411058                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.361777                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53192098     84.06%     84.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5724769      9.05%     93.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1424341      2.25%     95.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       715999      1.13%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       340305      0.54%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166643      0.26%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       170929      0.27%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307828      0.49%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1239561      1.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63282473                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20413                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25599367                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6482996                       # Number of loads committed
system.cpu2.commit.membars                      82949                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82949      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18706910     71.91%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6486945     24.94%     97.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        735368      2.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26012741                       # Class of committed instruction
system.cpu2.commit.refs                       7222313                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25957595                       # Number of Instructions Simulated
system.cpu2.committedOps                     26012741                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.671979                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.671979                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31049987                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               193038                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6648276                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              56121635                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5725961                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28464203                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1126561                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               607439                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1018843                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14449779                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3705498                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61350945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57103                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63876547                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2636922                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208336                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4715991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7617193                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.920967                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67385555                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.951062                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.034687                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28583823     42.42%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20739030     30.78%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11980171     17.78%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5497530      8.16%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  209093      0.31%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277481      0.41%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   51778      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11771      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   34878      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67385555                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1972592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1264490                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9273776                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.630287                       # Inst execution rate
system.cpu2.iew.exec_refs                    12397195                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    841847                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11501848                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12462211                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             49365                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           582717                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1037309                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50492622                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11555348                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1343566                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43715524                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62683                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2847383                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1126561                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2970002                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9518                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5979215                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       297992                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468385                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        796105                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30543758                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41593295                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817729                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24976528                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.599689                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41937351                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55963227                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31792484                       # number of integer regfile writes
system.cpu2.ipc                              0.374254                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.374254                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84455      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32043003     71.11%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 265      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12088811     26.83%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             842202      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45059090                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     253335                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005622                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 162351     64.09%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 90376     35.67%     99.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  608      0.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45227970                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157836556                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41593295                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74972574                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50337694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45059090                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             154928                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24479881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            79486                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         38528                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10777932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67385555                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.668676                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.145694                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43224985     64.15%     64.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12709743     18.86%     83.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6036719      8.96%     91.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2863764      4.25%     96.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1714007      2.54%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             406921      0.60%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245555      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150234      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33627      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67385555                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.649658                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           125969                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9596                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12462211                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1037309                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1506                       # number of misc regfile reads
system.cpu2.numCycles                        69358147                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15772927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19285545                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19549126                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                285817                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7064272                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8280859                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               246949                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69852202                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53768082                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40530592                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27853880                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 38640                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1126561                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8943337                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20981466                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69852202                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3111960                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             45681                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2306544                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         45630                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112561459                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105167139                       # The number of ROB writes
system.cpu2.timesIdled                          22838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.757040                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7506924                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7758530                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1308111                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13379367                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12837                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17143                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4306                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14283802                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1919                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4072                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1109940                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5651110                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1255143                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          99068                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24344798                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25803571                       # Number of instructions committed
system.cpu3.commit.committedOps              25849981                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62212410                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.415512                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.372653                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52261719     84.01%     84.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5606455      9.01%     93.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1405261      2.26%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       728165      1.17%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       326576      0.52%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166404      0.27%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       169768      0.27%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292919      0.47%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1255143      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62212410                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20429                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25450341                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6407039                       # Number of loads committed
system.cpu3.commit.membars                      69798                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69798      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18640248     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6411111     24.80%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        728267      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25849981                       # Class of committed instruction
system.cpu3.commit.refs                       7139378                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25803571                       # Number of Instructions Simulated
system.cpu3.committedOps                     25849981                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.644667                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.644667                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30254235                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               199336                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6569047                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55639963                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5691387                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28218010                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1111592                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               630545                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1008766                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14283802                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3593318                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60370439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56478                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63289315                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2619526                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209311                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4603743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7519761                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.927427                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66283990                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.958034                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.035994                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27901705     42.09%     42.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20484598     30.90%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11802006     17.81%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5501595      8.30%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  216821      0.33%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279002      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   65291      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8863      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   24109      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66283990                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1957861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1246460                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9202564                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.636110                       # Inst execution rate
system.cpu3.iew.exec_refs                    12224377                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    817301                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11718822                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12333554                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44388                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           544456                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001532                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50159771                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11407076                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1330317                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43409349                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63523                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2604881                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1111592                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2728523                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9519                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5926515                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269193                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       461184                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        785276                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30416948                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41329461                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816759                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24843322                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.605632                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41664299                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55546381                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31623891                       # number of integer regfile writes
system.cpu3.ipc                              0.378119                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.378119                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71391      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31913222     71.33%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 249      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11938736     26.68%     98.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815714      1.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44739666                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     256745                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005739                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 167457     65.22%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 88349     34.41%     99.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  939      0.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44925020                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156095957                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41329461                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74469622                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  50025809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44739666                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133962                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24309790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            75890                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         34894                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10684729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66283990                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.674969                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.152479                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42385448     63.95%     63.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12506184     18.87%     82.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5985651      9.03%     91.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2866660      4.32%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1697317      2.56%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             404569      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251272      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152657      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34232      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66283990                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.655605                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           119784                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9252                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12333554                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001532                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1593                       # number of misc regfile reads
system.cpu3.numCycles                        68241851                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16888799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19297305                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19435645                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                287601                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7007112                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8098664                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               245434                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69253648                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53353498                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40293430                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27622490                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 75397                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1111592                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8791819                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20857785                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69253648                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2453672                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38931                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2242298                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38914                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   111141750                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104468184                       # The number of ROB writes
system.cpu3.timesIdled                          22554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2240933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4220327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       230085                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2559408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1865457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5593565                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2095542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2081015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       375591                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1605011                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13784                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20587                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124240                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2081016                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            98                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6425052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6425052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165140224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165140224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30773                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2239725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2239725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2239725                       # Request fanout histogram
system.membus.respLayer1.occupancy        11627692116                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6204561820                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1506                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          754                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10520699.602122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14352169.426696                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          754    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    136071500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            754                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34678697000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7932607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3680530                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3680530                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3680530                       # number of overall hits
system.cpu2.icache.overall_hits::total        3680530                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24968                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24968                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24968                       # number of overall misses
system.cpu2.icache.overall_misses::total        24968                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1605867497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1605867497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1605867497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1605867497                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3705498                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3705498                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3705498                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3705498                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006738                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006738                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006738                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006738                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64317.025673                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64317.025673                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64317.025673                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64317.025673                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         6109                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    78.320513                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23321                       # number of writebacks
system.cpu2.icache.writebacks::total            23321                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1647                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1647                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23321                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23321                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1478760498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1478760498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1478760498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1478760498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006294                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006294                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006294                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006294                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63408.966082                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63408.966082                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63408.966082                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63408.966082                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23321                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3680530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3680530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24968                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24968                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1605867497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1605867497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3705498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3705498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006738                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006738                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64317.025673                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64317.025673                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1478760498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1478760498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63408.966082                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63408.966082                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3790737                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23353                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.323342                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7434317                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7434317                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8661360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8661360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8661360                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8661360                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3111933                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3111933                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3111933                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3111933                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233044908715                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233044908715                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233044908715                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233044908715                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11773293                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11773293                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11773293                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11773293                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.264321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.264321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.264321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.264321                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74887.508412                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74887.508412                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74887.508412                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74887.508412                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4514729                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       351148                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85467                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5340                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.824236                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.758052                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617671                       # number of writebacks
system.cpu2.dcache.writebacks::total           617671                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2481569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2481569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2481569                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2481569                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630364                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630364                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630364                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630364                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53694528423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53694528423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53694528423                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53694528423                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053542                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053542                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053542                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053542                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85180.194971                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85180.194971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85180.194971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85180.194971                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617670                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8102161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8102161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2963760                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2963760                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222390862000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222390862000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11065921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11065921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.267828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.267828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75036.731044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75036.731044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2362379                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2362379                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51061363000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51061363000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84906.844413                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84906.844413                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       559199                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        559199                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       148173                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148173                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10654046715                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10654046715                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       707372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       707372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.209470                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.209470                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71902.753639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71902.753639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       119190                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       119190                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28983                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2633165423                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2633165423                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040973                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040973                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90852.065797                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90852.065797                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27454                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27454                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1627                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1627                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39080000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39080000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        29081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.055947                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055947                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24019.668101                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24019.668101                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          462                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          462                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1165                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1165                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14422500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14422500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040061                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040061                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12379.828326                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12379.828326                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        22051                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        22051                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5621                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5621                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     40485000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40485000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.203130                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.203130                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7202.455079                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7202.455079                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5453                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5453                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     35178000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     35178000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.197058                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.197058                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6451.127820                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6451.127820                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2103500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2103500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1957500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1957500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1048                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1048                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2901                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2901                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     57961499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     57961499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3949                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3949                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.734616                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.734616                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19979.834195                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19979.834195                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2899                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2899                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     55060499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     55060499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.734110                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.734110                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18992.928251                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18992.928251                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.870502                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9355642                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631365                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.818119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.870502                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24299327                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24299327                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1620                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          811                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10469524.660912                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17452817.793524                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          811    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    222010000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            811                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34120520000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8490784500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3568410                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3568410                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3568410                       # number of overall hits
system.cpu3.icache.overall_hits::total        3568410                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24908                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24908                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24908                       # number of overall misses
system.cpu3.icache.overall_misses::total        24908                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1593893000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1593893000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1593893000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1593893000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3593318                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3593318                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3593318                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3593318                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006932                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006932                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006932                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006932                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63991.207644                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63991.207644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63991.207644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63991.207644                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3612                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    72.240000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23188                       # number of writebacks
system.cpu3.icache.writebacks::total            23188                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1720                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1720                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1720                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1720                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23188                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23188                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23188                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23188                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1465098500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1465098500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1465098500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1465098500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006453                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006453                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006453                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006453                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63183.478523                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63183.478523                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63183.478523                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63183.478523                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23188                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3568410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3568410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24908                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24908                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1593893000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1593893000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3593318                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3593318                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006932                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006932                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63991.207644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63991.207644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1720                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1720                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23188                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23188                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1465098500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1465098500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63183.478523                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63183.478523                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3649968                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23220                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.190698                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7209824                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7209824                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8542562                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8542562                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8542562                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8542562                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3103199                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3103199                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3103199                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3103199                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 233739058784                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233739058784                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 233739058784                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233739058784                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11645761                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11645761                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11645761                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11645761                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266466                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266466                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266466                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266466                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75321.968969                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75321.968969                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75321.968969                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75321.968969                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4221816                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       425259                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79783                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5780                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.916235                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.574221                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       606450                       # number of writebacks
system.cpu3.dcache.writebacks::total           606450                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2484013                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2484013                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2484013                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2484013                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       619186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       619186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       619186                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       619186                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52780178390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52780178390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52780178390                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52780178390                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053168                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053168                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053168                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053168                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85241.233474                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85241.233474                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85241.233474                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85241.233474                       # average overall mshr miss latency
system.cpu3.dcache.replacements                606445                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7983953                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7983953                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2957146                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2957146                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222984662500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222984662500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10941099                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10941099                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270279                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270279                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75405.361284                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75405.361284                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2367738                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2367738                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       589408                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       589408                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50092506500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50092506500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053871                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053871                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84987.829313                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84987.829313                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       558609                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        558609                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       146053                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       146053                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10754396284                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10754396284                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       704662                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       704662                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.207267                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.207267                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73633.518545                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73633.518545                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116275                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116275                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2687671890                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2687671890                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 90256.964538                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90256.964538                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23101                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23101                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1614                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1614                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43054000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43054000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.065304                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.065304                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26675.340768                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26675.340768                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1120                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1120                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045317                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045317                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13489.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13489.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18086                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18086                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34794000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34794000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23239                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23239                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.221739                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.221739                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6752.183194                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6752.183194                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5016                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5016                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29923000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29923000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.215844                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.215844                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5965.510367                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5965.510367                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2064000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2064000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1919000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1919000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1088                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1088                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2984                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2984                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     58173500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     58173500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4072                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4072                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.732809                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.732809                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19495.140751                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19495.140751                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2983                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2983                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     55189500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     55189500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.732564                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.732564                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18501.340932                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18501.340932                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.642937                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9216325                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           619918                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.867007                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.642937                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.957592                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957592                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         24015467                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        24015467                       # Number of data accesses
system.cpu0.numPwrStateTransitions                588                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5566608.843537                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12282163.932379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100390500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40974721500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1636583000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3638644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3638644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3638644                       # number of overall hits
system.cpu0.icache.overall_hits::total        3638644                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117096                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117096                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117096                       # number of overall misses
system.cpu0.icache.overall_misses::total       117096                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8217363479                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8217363479                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8217363479                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8217363479                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3755740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3755740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3755740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3755740                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031178                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031178                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031178                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031178                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70176.295339                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70176.295339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70176.295339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70176.295339                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26552                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              445                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.667416                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109008                       # number of writebacks
system.cpu0.icache.writebacks::total           109008                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8087                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8087                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8087                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8087                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109009                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109009                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109009                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109009                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7652841979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7652841979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7652841979                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7652841979                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70203.762799                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70203.762799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70203.762799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70203.762799                       # average overall mshr miss latency
system.cpu0.icache.replacements                109008                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3638644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3638644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117096                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117096                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8217363479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8217363479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3755740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3755740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70176.295339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70176.295339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8087                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8087                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109009                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109009                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7652841979                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7652841979                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70203.762799                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70203.762799                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3749071                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109040                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.382529                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7620488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7620488                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8798498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8798498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8798498                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8798498                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3414843                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3414843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3414843                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3414843                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 253054545910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 253054545910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 253054545910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 253054545910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12213341                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12213341                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12213341                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12213341                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279599                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74104.298766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74104.298766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74104.298766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74104.298766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5698180                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       369795                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111479                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5086                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.114380                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.708415                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       694167                       # number of writebacks
system.cpu0.dcache.writebacks::total           694167                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2708291                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2708291                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2708291                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2708291                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       706552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       706552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       706552                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       706552                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59574284390                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59574284390                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59574284390                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59574284390                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057851                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057851                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057851                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057851                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84316.914240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84316.914240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84316.914240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84316.914240                       # average overall mshr miss latency
system.cpu0.dcache.replacements                694164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8099677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8099677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3091896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3091896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230099185000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230099185000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11191573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11191573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74420.092073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74420.092073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2444991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2444991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       646905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       646905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54542021500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54542021500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057803                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057803                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84312.258369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84312.258369                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       698821                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        698821                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       322947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       322947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22955360910                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22955360910                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1021768                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1021768                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71080.892252                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71080.892252                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59647                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59647                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5032262890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5032262890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058376                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058376                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84367.409761                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84367.409761                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2638                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2638                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     67499500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67499500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075225                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075225                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25587.376801                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25587.376801                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1983                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1983                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          655                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          655                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018678                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018678                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11304.580153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11304.580153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27038                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27038                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6851                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6851                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     57285000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57285000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.202160                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.202160                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8361.553058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8361.553058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6711                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6711                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     50629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7544.181195                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7544.181195                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       901000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       901000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       846000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       846000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2237                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2237                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     55334000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     55334000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.521567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.521567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24735.806884                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24735.806884                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2236                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2236                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     53097000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     53097000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.521334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.521334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23746.422182                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23746.422182                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.721254                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9577470                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           705358                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.578169                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.721254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991289                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991289                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25278500                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25278500                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21951                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              117497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              105942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              105350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              104615                       # number of demand (read+write) hits
system.l2.demand_hits::total                   480492                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21951                       # number of overall hits
system.l2.overall_hits::.cpu0.data             117497                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8128                       # number of overall hits
system.l2.overall_hits::.cpu1.data             105942                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8429                       # number of overall hits
system.l2.overall_hits::.cpu2.data             105350                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8580                       # number of overall hits
system.l2.overall_hits::.cpu3.data             104615                       # number of overall hits
system.l2.overall_hits::total                  480492                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            574518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            521938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            513524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            502789                       # number of demand (read+write) misses
system.l2.demand_misses::total                2244391                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87057                       # number of overall misses
system.l2.overall_misses::.cpu0.data           574518                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15065                       # number of overall misses
system.l2.overall_misses::.cpu1.data           521938                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14892                       # number of overall misses
system.l2.overall_misses::.cpu2.data           513524                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14608                       # number of overall misses
system.l2.overall_misses::.cpu3.data           502789                       # number of overall misses
system.l2.overall_misses::total               2244391                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7231814341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56739294305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1345138969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52277381147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1334217971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51164229390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1318975470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50277950505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221689002098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7231814341                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56739294305                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1345138969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52277381147                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1334217971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51164229390                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1318975470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50277950505                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221689002098                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          692015                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          627880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          607404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724883                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         692015                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         627880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         607404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724883                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.798629                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.830210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.649549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.638566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.629981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823665                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.798629                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.830210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.649549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.638566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.629981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823665                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83069.877678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98759.820067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89289.012214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100160.136160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89592.933857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99633.569979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90291.310926                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99998.111544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98774.679678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83069.877678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98759.820067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89289.012214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100160.136160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89592.933857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99633.569979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90291.310926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99998.111544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98774.679678                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              375589                       # number of writebacks
system.l2.writebacks::total                    375589                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1025                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5853                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5627                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39568                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1025                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5853                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5627                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39568                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       569988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       516171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       507968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       497422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2204823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       569988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       516171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       507968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       497422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2204823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6297887349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50775651357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    770598477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46745439710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    756774482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45727331434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    759239975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44964528556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196797451340                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6297887349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50775651357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    770598477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46745439710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    756774482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45727331434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    759239975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44964528556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196797451340                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.789226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.823664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.397189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.822085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.388019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.820794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.387312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.818931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.809144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.789226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.823664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.397189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.822085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.388019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.820794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.387312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.818931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.809144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73204.009543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89081.965510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83651.593248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90561.925622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83630.730688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90020.102514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84538.467320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90395.134425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89257.709730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73204.009543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89081.965510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83651.593248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90561.925622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83630.730688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90020.102514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84538.467320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90395.134425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89257.709730                       # average overall mshr miss latency
system.l2.replacements                        4067759                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447585                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1827577                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1827577                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1827577                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1827577                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             126                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             326                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           721                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           358                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           330                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           348                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1757                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10172000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       873500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       841500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12549500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          684                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          690                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2875                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.851240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.504587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.504348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.611130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14108.183079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2439.944134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2007.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2418.103448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7142.572567                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          721                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          329                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          348                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14436997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7343497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6661998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7025496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35467988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.851240                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.519006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.503058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.504348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.609739                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20023.574202                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20685.907042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20249.234043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20188.206897                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20232.737022                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           677                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           485                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           466                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           332                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1960                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          821                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          541                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          501                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          411                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2274                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     13494491                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9525498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8623996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5936999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37580984                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1498                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1026                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          967                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          743                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.548064                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.527290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.518097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.553163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.537081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16436.651644                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17607.205176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17213.564870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14445.253041                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16526.378188                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          819                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          540                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          501                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          410                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2270                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16535993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10828996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     10030996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8203999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45599984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.546729                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.526316                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.518097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.551817                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.536136                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20190.467643                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20053.696296                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20021.948104                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20009.753659                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20088.098678                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4853918428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2609469477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2557897408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2611305472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12632590785                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.913888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.893206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.901899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95363.728718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108204.904503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106375.172919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105511.554891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102032.071602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        50899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4344928428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2368241977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2317436909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2363768973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11394376287                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.913888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.891955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.893206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.901862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85363.728718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98210.250352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96375.152167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95513.535356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92033.376845                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7231814341                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1345138969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1334217971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1318975470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11230146751                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.798629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.649549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.638566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.629981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83069.877678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89289.012214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89592.933857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90291.310926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85321.198212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1025                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5853                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5843                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5627                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6297887349                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    770598477                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    756774482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    759239975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8584500283                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.789226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.397189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.388019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.387312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.633843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73204.009543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83651.593248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83630.730688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84538.467320                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75785.266548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       112701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       103023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       102475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       101923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       523619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       497822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       489478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       478040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1988959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51885375877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49667911670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48606331982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47666645033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197826264562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       636320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       579963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2409081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.822886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.828536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.824259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99089.941116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99770.423304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99302.383319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99712.670557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99462.213430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5556                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       519089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       492057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       483922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       472674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1967742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46430722929                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44377197733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43409894525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42600759583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176818574770                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.815767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.817501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.815007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.816802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89446.555271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90187.107861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89704.321203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90127.148062                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89858.617019                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              98                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.788462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.947368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.947368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           98                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       817991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       440996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       358998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       354999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1972984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.788462                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19951                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20999.809524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19944.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19722.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20132.489796                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                     4965289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4067837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.220621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.901300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.064052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.131453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.293741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.211115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.283939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.978714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.253643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.882006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.109042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.107531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44126005                       # Number of tag accesses
system.l2.tags.data_accesses                 44126005                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5506048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36473024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        589568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33034944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        579136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32509952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31834944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141102400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5506048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       589568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       579136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7249536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24037824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24037824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         569891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         516171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         507968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         497421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2204725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       375591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             375591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        129215664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        855947135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13835953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        775262442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13591135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        762941956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13489003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        747100901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3311384189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    129215664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13835953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13591135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13489003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170131755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564118472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564118472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564118472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       129215664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       855947135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13835953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       775262442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13591135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       762941956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13489003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       747100901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3875502662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    562289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    512370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    504373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    494074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000185021250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3991122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2204726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     375591                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2204726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6817                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26491                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64345942217                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10931905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105340585967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29430.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48180.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1599297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2204726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               375591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  341438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  439662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  424348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  343949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  249730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  101695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       621001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.335666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.119456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.422987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       264466     42.59%     42.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176291     28.39%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46971      7.56%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24111      3.88%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15686      2.53%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11099      1.79%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8511      1.37%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6860      1.10%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67006     10.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       621001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.506684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.488258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.692591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11349     49.58%     49.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5505     24.05%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3185     13.91%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1637      7.15%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          670      2.93%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          273      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          105      0.46%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           39      0.17%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           34      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           34      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           18      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            9      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            7      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.109558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.101525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.542752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21742     94.98%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              298      1.30%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              544      2.38%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              193      0.84%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139928384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1174080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23601920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141102464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24037824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3283.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3311.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42611291000                       # Total gap between requests
system.mem_ctrls.avgGap                      16513.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5506112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     35986496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       589568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32791680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       579136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32279872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       574784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31620736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23601920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 129217165.834479436278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 844529319.678537368774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13835952.851431712508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 769553534.790280818939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13591135.188081368804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 757542449.797564864159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13489002.665947481990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 742073878.540845870972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553888698.713741540909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       569891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       516171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       507968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       497421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2739916990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27148015965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    385896744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25324938246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    378871236                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24652472929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    384272991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24326200866                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1066379641784                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31847.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47637.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41890.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49063.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41868.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48531.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42787.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48904.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2839204.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2709101640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1439929260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9068920980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954920700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19225191990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        173105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36935095050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.790996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    289769000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40898555500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1724816940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            916769535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6541839360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970110900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18724240080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        594960000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32836661535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.609159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1390147997                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39798176503                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1518                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          760                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9912445.394737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12517601.954647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          760    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66824000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            760                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35077846000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7533458500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3554604                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3554604                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3554604                       # number of overall hits
system.cpu1.icache.overall_hits::total        3554604                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24696                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24696                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24696                       # number of overall misses
system.cpu1.icache.overall_misses::total        24696                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1600671497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1600671497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1600671497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1600671497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3579300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3579300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3579300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3579300                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006900                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006900                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006900                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006900                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64815.010407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64815.010407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64815.010407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64815.010407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5573                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    81.955882                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23193                       # number of writebacks
system.cpu1.icache.writebacks::total            23193                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1503                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1503                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23193                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23193                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1486185998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1486185998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1486185998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1486185998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006480                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006480                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006480                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006480                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64079.075497                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64079.075497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64079.075497                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64079.075497                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23193                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3554604                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3554604                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1600671497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1600671497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3579300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3579300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006900                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006900                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64815.010407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64815.010407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1503                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1503                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23193                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23193                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1486185998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1486185998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64079.075497                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64079.075497                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3636642                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23225                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.583079                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7181793                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7181793                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8573106                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8573106                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8573106                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8573106                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3184027                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3184027                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3184027                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3184027                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 239517096871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 239517096871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 239517096871                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 239517096871                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11757133                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11757133                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11757133                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11757133                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75224.580970                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75224.580970                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75224.580970                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75224.580970                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4744077                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       318394                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89308                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4601                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.120404                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.201043                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626937                       # number of writebacks
system.cpu1.dcache.writebacks::total           626937                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2543624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2543624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2543624                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2543624                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       640403                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       640403                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       640403                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       640403                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54835078807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54835078807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54835078807                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54835078807                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054469                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85625.893081                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85625.893081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85625.893081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85625.893081                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626936                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8023598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8023598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3016380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3016380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226938588000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226938588000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11039978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11039978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273223                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273223                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75235.410658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75235.410658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2405404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2405404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52149077500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52149077500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85353.725024                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85353.725024                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       549508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        549508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       167647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       167647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12578508871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12578508871                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.233767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.233767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75029.728364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75029.728364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       138220                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       138220                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2686001307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2686001307                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91276.763075                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91276.763075                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1651                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1651                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42029500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42029500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050950                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050950                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25456.995760                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25456.995760                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          458                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          458                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1193                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1193                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036816                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036816                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12909.891031                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12909.891031                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6027                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6027                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     43441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     43441500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        31009                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31009                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.194363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.194363                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7207.814833                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7207.814833                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5864                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5864                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     37727500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     37727500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.189106                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.189106                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6433.748295                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6433.748295                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2077000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2077000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1927000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1927000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1038                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1038                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2945                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2945                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58835500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58835500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3983                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3983                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.739392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.739392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19978.098472                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19978.098472                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2944                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2944                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55890500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55890500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.739141                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.739141                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18984.544837                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18984.544837                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.993855                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9283263                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           641197                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.478020                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.993855                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24290225                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24290225                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42611304500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2630767                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2276336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3692170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14804                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178710                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2452077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2104798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1907051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1878156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1843685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8269820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13953024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88715456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2968704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80308160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2985088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79138496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2968064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77686528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348723520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4149449                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27330304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6914988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.491368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.751326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4270519     61.76%     61.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2171309     31.40%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 247086      3.57%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 171975      2.49%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54099      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6914988                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5547034732                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955842982                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37937654                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         938473804                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37633823                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067464799                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164104424                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         971038725                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37759619                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
