=====
SETUP
-3.139
12.414
9.275
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
7.554
8.109
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.527
8.980
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s28
9.500
9.871
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n464_s0
10.268
10.838
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n465_s0
10.838
10.873
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0
10.873
10.908
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0
10.908
10.943
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0
10.943
10.978
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
10.978
11.014
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
11.014
11.049
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
11.049
11.084
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
11.084
11.119
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
11.119
11.154
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
11.154
11.190
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
11.190
11.225
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
11.225
11.260
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
12.414
=====
SETUP
-2.597
7.892
5.295
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
7.892
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_15_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_14_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_13_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_12_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_11_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_10_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_9_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_8_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_7_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_6_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_5_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_4_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_3_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_2_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_1_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[0]_0_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_15_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_14_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_13_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_12_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_11_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_10_s0
8.031
=====
SETUP
-2.123
8.031
5.908
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_put_data[0]_15_s2
6.069
6.618
u_test_controller/ff_put_data[1]_9_s0
8.031
=====
HOLD
-2.968
2.406
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.174
2.406
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.406
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-1.318
2.798
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.798
=====
HOLD
-1.199
2.918
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.918
=====
HOLD
-1.196
2.921
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.921
=====
HOLD
-1.183
2.933
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.933
=====
HOLD
-1.183
2.933
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.933
=====
HOLD
-1.071
3.046
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.046
=====
HOLD
-1.065
3.051
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.051
=====
HOLD
-1.046
3.070
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.070
=====
HOLD
-1.044
3.073
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.073
=====
HOLD
-1.020
3.097
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.097
=====
HOLD
-0.900
3.216
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.216
=====
HOLD
-0.898
3.218
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.218
=====
HOLD
-0.873
3.244
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.244
=====
HOLD
-0.776
3.340
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
3.340
=====
HOLD
-0.748
3.369
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.369
=====
HOLD
-0.746
3.370
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.370
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_1_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen
2.179
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_76_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_1_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_76_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_132_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s10
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_133_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s10
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_134_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s10
2.174
