,COMPANY,TITLE,QUALIFICATIONS,LINK,DESCRIPTION
1,Nvidia,Senior HSIO Validation and Power Management Engineer,"BS or MS degree in EE/CE or equivalent experienceMinimum 5 years working in post-silicon bringup, IO validation, and/or power optimizationExperience with HSIOs like PCIE or USB including understanding of process/temp/voltage sensitivity on BERExperience with system level and interconnect power management optimizationsUnderstanding of electrical tuning/performance/challenges of HSIOs Understanding of firmware/driver structures and their interaction with HW.Hands-on validation lab experience with silicon bringup, lab debug and lab tools (oscilloscopes, multimeters, logic analyzers)Strong EE fundamentals, knowledgeable in computer architecture, high speed interfaces, timing analysis, process variations, statistical error rates and power analysis.Excellent problem solving, teamwork, and interpersonal skills.Background with automation scripting in languages such as Perl, Python, tcl.Experience with Linux",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-HSIO-Validation-and-Power-Management-Engineer_JR1964093,"Develop strategies and infrastructure for next gen HSIO bring up, validation and product integration with a deep understanding of IO design, specs, use case and topologies. Ensure interoperability with connected devices and system components in complex interconnect topologiesDeep dive into technically challenging HSIO bugs and help drive debug efforts across various teamsWork on system level power strategies to continue pushing performance in power constrained systemsWork closely and proactively with other engineering teams such as system architects, mixed signal and design, DGX, software/firmware, HW/SW QA, operations and AE teams to drive design, development, debug and release of next generations products."
2,Nvidia,"Senior Algorithms Engineer, Autonomous Driving","MS or higher in an engineering or technical field (Mechanical, Electrical, Computer Science, Physics, etc.) or equivalent experience6+ years of relevant experience in the industryExcellent knowledge of C++Ability to drive development of new functionalities from concept to productionAbility to think analytically and solve technical problems in a compute constrained systemAbility to multitask and prioritize in a fast paced environmentExcellent communication skillsExpert level understanding of control systems (optimal, adaptive, fuzzy, model predictive, robust, etc.), planning algorithms (A*, D*, RRTs, probabilistic roadmaps, etc.), machine learning (inverse/reinforcement learning, imitation learning)An expertise in fundamental physics - kinematic and dynamic models of rigid bodiesA background in automotive systems, or in building safety critical software architectures Experience as an engineering lead, driving development of complex functions or systems across a teamKnowledge of CUDA is a plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-Software-Engineer--AV-Software_JR1945816,"Defining and developing of planning algorithms, integrate them into our software stack and mature them to production qualityDesigning the overall software architecture for a particular feature or componentDefining and verifying product requirements through detailed analysis, testing in simulation and on the road, define and measure key performance indicatorsSolve problems of how to combine data driven and classical solutions to create a robust pipeline that covers as many of the real world situations as possible, and in multiple different settings (perception sensor modalities, map availability, environmental conditions)"
3,Nvidia,Sales Operations Analyst,"8+ years of Sales Operations experience with Tier One OEMsBachelor's degree or equivalent experience.Strong revenue reporting and sales/financial analytical skills.Strong consultative and project management skills.Highly detailed oriented.Ability to maintain the confidentiality of critical information.Ability to work efficiently in a sophisticated high-tech environment.Knowledge of the Semiconductor industry and experience in supply chain management.High energy and positive problem-solving demeanor.Ability to multi-task and strong organization skills. Proactive, creative, flexible, and use good judgment to accomplish tasks on schedule with minimal direction and supervision.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Sales-Operations-Analyst_JR1965502,"Responsible for all aspects of strategy creation and implementation, forecasting, sales account management, training, and education to strategic customers.Partner with sales leaders to define, set up, and operationalize key processes, including Sales Forecasting, Sales Reporting, and Analytics, and Operations.Assist account management teams through full sales cycles with activities including the quote, special pricing, and deal tracking, rebate, EOL terms, and revenue management.Work with various NVIDIA internal partners (Operations, Finance, Credit, Sales Management, and Product Group) to drive continuity of supply and process improvement.Implement and help to standardize business reporting for strategic analysis and internal business review.Implement and maintain metrics of customer forecast and fulfillment including historical data analysis, waterfall analysis, trending analysis, etc.Participate in the development of regional Sales Operations processes to streamline workflows.Take the lead in performing daily sales administration and operations tasks including forecast management, customer demand fulfillment, leading customer level supply commitment, coordinating NPI, EOL, VMI hub supply, etc."
4,Nvidia,Senior ASIC Design Engineer,"BS in Electrical Engineering or equivalent experience (MS preferred)7+ years of relevant work experience.Ability to thrive in a dynamically changing environment.Experience in RTL design (Verilog), verification and logic synthesis.Strong coding skills in Perl or other industry-standard scripting languages.Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.Implementing on-chip clocking networks is a bonus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Design-Engineer_JR1965612,"As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to design high frequency clocks.You should be able to engage with multiple teams and design the SOC clocks to satisfy all the architectural constraints.Your understanding of System Verilog will be valuable to verify the clocks design.Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the above teams.Collaborate with Software and product design team to debug SOC clock silicon bugs in our new products."
5,Nvidia,Senior ASIC Design Engineer,"BS in Electrical Engineering or equivalent experience (MS preferred)3+ years of relevant work experience.Ability to thrive in a dynamically changing environment.Experience in RTL design (Verilog), verification and logic synthesis.Strong coding skills in Perl or other industry-standard scripting languages.Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.Implementing on-chip clocking networks is a bonus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Design-Engineer_JR1965611,"As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to design high frequency clocks.You should be able to engage with multiple teams and design the SOC clocks to satisfy all the architectural constraints.Your understanding of System Verilog will be valuable to verify the clocks design.Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the above teams.Collaborate with Software and product design team to debug SOC clock silicon bugs in our new products."
6,Nvidia,Senior DFT Engineer,"BSEE (or equivalent experience) with 8+, MSEE with 5+ years of experience or PhD in DFT or related domainsDemonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulationExcellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor toolsGood exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offsExperience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program developmentStrong programming and scripting skills in Perl, Python or Tcl desiredExtraordinary written and oral communication skills with the curiosity to work on rare challenges",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-DFT-Engineer_JR1965655,"As a member in our team, you will own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression.In addition, you will help develop and deploy DFT methodologies for our next generation products. You will also help mentor junior engineers on test designs and trade-offs including cost and quality."
7,Nvidia,Senior Post-Silicon Validation Engineer,"BS or MS in EE, ECE, CS or equivalent experience.5+ years of meaningful validation experience.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Experience with bus protocol (e.g. PCI Express, SATA, USB) or interconnect verification is preferred.Background with lab equipment, oscilloscopes and logic analyzers is helpful.Expertise in Python and/or Perl.Strong debugging and analytical skills.Good interpersonal skills and ability & desire to work as a standout colleague are a must.Proven record to work multi-functionally and drive issues to closure",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Post-Silicon-Validation-Engineer_JR1962733,"You'll implement the design the industry’s leading processor for deep learning, gaming, and dedication computing.Responsible for validation of features on Silicon using hands-on lab equipment like logic analyzers etc.Responsible for understanding the design and implementation, define the validation scope, develop the post-silicon verification infrastructure (Testplans, Tests, Scripts to analyze data), implement test/coverage plans and validate correctness of the design.You will be working multi-functionally with ASIC, SW and System teams to accomplish your tasks. "
8,Nvidia,Senior Package Layout Engineer - Hardware,"Hold a B.S. Electrical Engineering or equivalent experience3+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plusProven experience in substrate layout of wire bond and flip chip packages, preferredSignificant background with Cadence APD or SiP and/or PCB layout tools (including Constraint Manager)Your validated working knowledge of high-speed design signal integrity practicesExperience using Valor is helpful",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Package-Layout-Engineer---Hardware_JR1965050,"As part of a Layout team, you will collaborate to implement high speed/density ASIC packages.Perform substrate breakout patterns for ASIC packages.Optimize package pinout incorporating system level trade-offs of pins assignment.Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite.Propose layout design trade-offs to the Technical Package Lead for resolution and implementation.Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.Develop symbols and CAD library databases using Cadence APD design toolsDevelop methodologies to improve layout productivity"
9,Nvidia,Senior Packaging Technical Engineer - Hardware,"BSEE or equivalent experience.Minimum of 5+ years in board/system design. Experience with package design is preferred.Good understanding of transmission line theory, power delivery and signal integrity is desired.Strong programming and scripting skills in Perl, Python, Tcl desired, Cadence Skill and EXCEL familiarity are helpful.You are enthusiastic and able to work with a minimum of supervision.You seek to solve complex technical problems.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Remote/Senior-Packaging-Technical-Engineer---Hardware_JR1965047,"Your responsibilities include defining the chip pad ring, substrate interconnect scheme, and lead the package layout design process.We collaborate with large teams consisting of Circuit, Signal Integrity, RTL, Place and Route, substrate layout and system design Engineers and Managers.We work to define a chip floor plan, pad ring, substrate, and ball out implementing a robust world-class electrical package!Communicate effectively with various teams throughout the company"
10,Nvidia,Custom SOC IP Verification Engineer,"Clear understanding of complexities involved with various design verification tools, including Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC FormalTrack record of first-pass success in ASIC DevelopmentB.S. or M.S. degree in Computer Engineering or Electrical Engineering (or equivalent experience)Experience working across multiple projects and adjusting priorities in partnership with stakeholders10+ years of experience owning processing ASIC, IP or SoC design verification Experience managing and delivering complex mixed language UVM and C++ testbenchesAbility to interpret functional specs and creating comprehensive test plansAbility to write directed and constraint random test to achieve coverage-driven verification closureExperience developing tools and infrastructure using Perl or PythonStrong background with AMBA protocols such as AXI, ACE, CHI, ATB, etc.Hands-on experience with complex subsystems in new technologies like ARM CPU complex, LPDDR, HBM, GPU’s, DLA, PCIE or Network on chip and with performance verification",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Custom-SOC-IP-Verification-Engineer_JR1965629,"Responsible for ASIC design verification for various processing blocks in a SOC. Contribute and lead key aspects of verification planning and execution, innovative verification methodology development, functional and code coverage closureParticipate in silicon architecture, micro-architecture reviews, interface with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time right verification plans and executionPartner with internal and external cross-functional teams, individual contributors and peers including customersContribute to and drive development of silicon and platform verification strategy and methodologyCollaborate with IP development teams, and participate in, and support soft and hard IP identification, selection and IP licensingIdentify candidates, hire, schedule, support and train a team of verification engineers to develop products on time and on budget and with first-time right resultsContribute to, analyze, review supporting SOC and IP architecture and technical documentation, requirements and develop high quality verification plans, negotiate feedback to meet the needs of the program and customersSupport engineering teams to define, debug, implement and deliver total solutions around purpose-built ASICsDefine, implement and maintain key performance indicators (KPI) for areas of responsibilityPartner with technical program management and supply chain team members to manage internal and external development partners and vendor"
11,Nvidia,Senior Deep Learning Performance Architect,"A Masters Degree or PhD in Computer Science, Electrical Engineering, Computer Engineering or related relevant field (or equivalent experience)5+ years of relevant work experience in computer architectureStrong foundation in machine learning and deep learningStrong programming skills in Python, C, C++Experience with performance modeling, architecture simulation, profiling, and analysisBackground with GPU Computing and parallel programming models such as CUDA and OpenCLExperience with deep neural network training, inference and optimization in leading frameworks (e.g. Pytorch, Tensorflow, TensorRT)Experience with the architecture of or workload analysis on other DL accelerators",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Deep-Learning-Performance-Architect_JR1965650,"Develop innovative architectures to extend the state of the art in deep learning performance and efficiencyPrototype key deep learning and data analytics algorithms and applicationsAnalyze performance, cost and power trade-offs by developing analytical models, simulators and test suitesUnderstand and analyze the interplay of hardware and software architectures on future algorithms, programming models and applicationsActively collaborate with software, product and research teams to guide the direction of deep learning HW and SW"
12,Nvidia,Senior RTL Engineer,"Master's Degree in Computer Engineering or Electrical Engineering (or equivalent experience) 10+ years of relevant work experience in RTL development focused on CPU, GPU, and high performance architectures. Proficiency in industry standard RTL development and synthesis tools. Experience developing high speed digital blocks. Experience debugging complex microarchitectural structures Strong interpersonal, communication and teamwork skills. A drive to continuously learn and expand architectural breadth and depth. Ability to evaluate microarchitectural options for tradeoffs across design, verification, and PD. Experience interconnecting and analyzing complex microarchitectural structures and subsystems.   ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-RTL-Engineer_JR1965628,"Work with Architects, Chip Leads, and Customers on SOC IP design, development, timing closure, power analysis, methodology alignment, and program execution to ensure pre-silicon and post silicon targets are met. Integrating, evolving, and optimizing IP blocks across a range of products and use cases for NVIDIA SoCs in driving, 5G, cloud and gaming and other applications. Working with teams throughout the company (Architects, RTL, PD, Circuit, SI, Thermal, SW, Platform, Operations, Marketing, etc...) on implementing cross-team solutions to achieve project targets. Working with customers, partners, and IP vendors to understand IP solutions best suited for our target use cases and work with them to select and integrate appropriate IP solutions. Drive cross team methodologies for RTL development and microarchitecture. "
13,Nvidia,"Design Engineer, PCIE","BS / MS or equivalent experience.3+ years of design experience.Experience in micro-architecture and RTL design of complex units.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, Verdi).Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Expertise in Verilog.Design experience in High Speed IO controllers like PCI Express.Good knowledge of PCI Express Protocol - Gen 3 and above.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Design-Engineer--PCIE_JR1965590,"Own the micro-architecture and RTL development of design modules for PCI Express Controllers.Micro-architect features to meet performance, power and area requirements.Work with HW and system architects to define critical features.Help verification teams to verify the correctness of implemented features.Collaborate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.Enable FPGA and software teams to prototype the design and ensure that software is tested.Work on post-silicon verification and debug."
14,Nvidia,GPU Unit Verification Engineer,"B.Tech./ M.Tech., or equivalent experience.3+ years of relevant experience.Proficiency in Verilog and C++ and C.Familiarity with OOPs concepts.Hands-on experience in verification at Unit/Sub-system/SOC level.Good understanding of computer architecture concepts.Strong technical fundamentals with superior analytical skills and problem-solving skills.Exposure to industry standard verification tools for simulation and debug.Knowledge of Hardware functional safety protocols and processes.Prior experience in 3D graphics processing or processor verification.C/C++ programming language experience.Experience in scripting and tool development using Perl and Python.Excellent debugging skills.Good interpersonal and communication skills & dream to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/GPU-Unit-Verification-Engineer_JR1965589,"As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading GPUs.Own verification of the ASIC design, architecture, golden models and micro-architecture of the GPUs using advanced verification tools and methodologies.Be responsible for ensuring that the verification meets the hardware functional safety standards required by Automotive applications.Build reusable bus functional models, traffic generators, monitors, checkers and scoreboards following coverage driven verification methodology.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
15,Nvidia,Senior Automation Tools Engineer - Post Silicon,"Master degree of EE/Computer Science/Electronic Science and technology/Automation/Systems Engineering major5+ years automation/diagnosis tool development experience for chip/system validationGood system validation knowledge including high/low speed IO, memory, and thermal/power control.Hands-on experience with silicon bring up and SOC validationGood communication and organization skills, with a logical approach to problem solving, good time management, and task prioritization skills.Fluent in English language both written and verbalExperience on Python/C/C++/C# development Perl/SQL/PHP/JavaScript experience is a plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Automation-Tools-Engineer---Post-Silicon_JR1965582,"Create innovative solution and develop efficiency tool/infrastructure for silicon, system and product validation Collaborate closely with system architects, chip and board designers, silicon solution team, feature design team, software team to collect/discuss the tools/scripts requirement to cover the qualification and debug/fix issues met in the features validation. Your expertise will help architect essential next-generation product features and work with multi-functional teams to drive them to production."
16,Nvidia,Senior Design Verification Engineer - Hardware,"BS / MS in electrical / computer engineering and related or equivalent experience.3+ years (MS) or 5+ years (BS) working experience.Familiar with advance verification methodology (UVM, VMM, OVM, etc), tools and flow.Fully experienced verification flow, including testplan, test, coverage model, testbench, BFM modeling.Deep understanding in Verilog and HVL (High-level Verification Language).Strong programming skills in Perl and C/C++is huge plus.Having good arch/design experience in CPU or security IP (AES/SHA/PKC) is huge plus.At least good at one of the script programming: Perl, Shell, Ruby, Python, etc.Fluent English (both written and spoken) and excellent interpersonal skills.Proven track record to work independently as well as in a multi-disciplinary group environmentStrong analytical skills.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Design-Verification-Engineer---Hardware_JR1965579,"Participate in the research of verification methodology to improve automation and productivity to produce NVIDIA's new high-quality state of the art products.Read IAS and design specs to understand the design requirement and build corresponding testplan. Review the testplan with arch/design engineers.Responses to build block/IP testbench based on UVM methodology.The responsibilities include building test run and regression flow. Triage failures in regression and help designer root cause the bug.Work includes Build various metrics (passing rate, functional coverage, etc) and monitor its health.Take SOC verification on fullchip test environment for IPs.Analyse functional/code coverage result and identify the coverage holes. Work with design engineer to improve the coverage score.Deploy sophisticated verification methodology and infrastructure of the SOC/IP."
17,Nvidia,"Senior Architecture Engineer, Display","BS/MS in electrical/computer engineering and related3+ years experience in ARCH area of the semiconductorSolid C++ coding skillGood in document writingFamiliar with DisplayPort/HDMI spec, or HDR pixel processing is a big plusPython script skill is a plusDemonstrated ability to work independently as well as in a multi-disciplinary group environmentProactive & teamworkFluent English (both written and spoken) and excellent communication skills",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Architecture-Engineer--Display_JR1965577,Building for NVIDIA next-generation display IPsDefine Display IP module architectureBuild the reference model for verif and SW teams
19,Nvidia,Senior Test Development Engineer,B.Sc. degree in Electrical/Computer engineering or Computer ScienceA minimum of 7+ years’ experience with IC test development or DFTGood communication skills with diverse teams and functional groupsMulti-tasking capabilitiesHigh self-learning skillsHigh execution quality standards,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-Test-Development-Engineer_JR1965439,"IC Test definition & validationCollaborate with different teams (Design, DFT, Architecture, Marketing, System, Firmware, Quality, Reliability)Ensure scalable testing & manufacturing for high-speed interfaces and all testable Si blocks and functional featuresDesigning and improving factory test plans (to improve coverage, time, cost, and yield)Drive yield improvement, and fix the failure paretoProvide DFT recommendations to the design teamsBuild expertise on production testing of network products"
20,Nvidia,"Verification Engineer, Low Power","BS/MS or equivalent experience with specialization related to Low Power techniques and Verification.2+ years of experience.Fundamental understanding of power basics including transistor-level leakage/dynamic characteristics of VLSI circuits.Knowledge of power intent formats - UPF/CPF.Experience in Static Power check - tools like VCLP/MVRC or similar.Hands-on knowledge in Power aware dynamic verification - NLP/MVSIM or similar tools.Experience in design and verification tools (VCS or equivalent simulation tools, Verdi or other debug tools).Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS).Good software programming skills. Python/Perl/C++ preferred.Confident debugging and problem-solving skills.Good communication skills and ability & desire to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer--Low-Power_JR1965601,"Work on structural and functional verification of low power aspects of NVIDIA’s family of chips.Come up with test plans and coverage plans of these features.Write test cases, test bench components like assertions and coverage points, and own verification convergence.Collaborate with system level and unit level teams to cover the features well from functional, electrical, performance, and noise aspects.Work with architects, designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.Validate the effectiveness of the low power features on silicon."
21,Nvidia,"Hardware Board Design Engineer, IC Product","B.Sc. in Electrical EngineeringAt least 3+ years of experience as a Board Design EngineerExperience with Digital circuits, Power and High-speed designProject Management skillsPersonal skills: Self-instruction, Multi-disciplined, Multi-Tasking and good interpersonal relationshipSystem-level understanding and familiarity with production environment - Wafer sort and final test",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Hardware-Board-Design-Engineer--IC-Product_JR1965602,"Full responsibility for electrical specification, schematic design, components selection and layout considerationsExtensive lab bring-up and debugging until the testing platform efficiently implemented in the Production floorWork with multiple R&D and Production groups: Mechanics, Signal Integrity, Layout, DFT, Firmware and TestingWork with the most advantage ATE product in the market - UF Tester & Prober - wafer sort products"
22,Nvidia,Senior Verification Engineer - Memory Subsystem,B.Tech./ M.Tech. with 5+ years of relevant experienceExperience in verification of complex IPs/units and sub-systemsExperience in verification using random stimulus along with functional coverage and assertion-based verification methodologiesExpertise in VerilogKnowledge in SystemVerilog or similar HVLExperience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debugExperience in memory subsystem or network interconnect IP verificationGood debugging and analytical skillsScripting knowledge (Python/Perl/shell)Good communication skills & dream to work as a great teammate,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer---Memory-Subsystem_JR1965594,"Be responsible for verifying the ASIC design, architecture and micro-architecture of memory sub-systems/units using advanced verification methodologies.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.You will come up with test plans, tests and verification infrastructure for complex IPs/sub-systems.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Use advanced verification methodologies like SV/UVM.Perform functional coverage driven verification closure.You will be working with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
23,Nvidia,Senior Verification Engineer - Displays,"BS/MS or equivalent experience in Electrical Engineering, Computer Engineering, or related fieldAt least 6+ years of proven experience.Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)Experience with test bench environments for unit and system level verificationExpertise in System Verilog.Good debugging and problem solving skills.Perl/Python and C/C++ programming language experience.You have excellent written, verbal and technical communication skillsDemonstrate use of out-of-box thinking for creative solutions to highly sticky problemsOutstanding programming skills in Python and C/C++ is a huge plusProven track record to work independently as well as in a multi-disciplinary group environmentYou are a strong self-starter who loves to solve and accomplish meaningful problemsFamiliarity with pixel processing, ISO performance testing and high level synthesis based designs.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Verification-Engineer---Displays_JR1965627,"Develop and craft testplans based on architecture and microarchitectural specs. Drive testplan reviews with design/architecture teams.Develop testbenches and checkers based on UVM methodology.Monitor the overall health of IP by defining and tracking verification metrics.Analyze functional/code coverage and work with design engineers to improve the coverage score.Participate in the research of verification methodology to improve automation, productivity, and efficiencyDevelop infrastructure and execute tests to validate display performance.Collaborate with teams across multiple sites."
24,Nvidia,Chip Power Estimation Engineer,"B.Tech./M.Tech and 1+ years of experience related to Power / Performance estimation and optimization techniques.Strong fundamentals in power including transistor-level leakage/dynamic characteristics of VLSI circuits.Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS).Strong background in power estimation techniques, flows and algorithms.Good programming skills - Python preferred. Good skills with object-oriented programming and design.Exposure to lab setup including power measurement equipment such as scope/DAQ with ability to analyze board level power issues is a plus.Exposure to power analysis EDA tools such as PTPX/EPS.Good communication skills & desire to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Chip-Power-Estimation-Engineer_JR1965613,"Architecture, development and correlation of power estimation models/tools for NVIDIA's chips.Help architect and develop power models for use-cases, Idle power and IO power.Chip in to design the tools based on these models and their testing methodology/infrastructures.Correlate and Calibrate the power models using measured silicon data.Analyze and help decide the chip configuration and process technology options to optimize power/performance for NVIDIA's upcoming chips.Help study and contribute to Performance/Watt improvement ideas for NVIDIA's GPUs and SOCs."
25,Nvidia,Senior Verification Engineer - Memory Subsystem,"B.Tech./ M.Tech., or equivalent experience. 5+ years of relevant experience.Experience in verification of complex IPs/units and sub-systems.Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies.Expertise in Verilog.Knowledge in SystemVerilog or similar HVL / UVM or VMM.Experience in memory subsystem or network interconnect IP verification.Good debugging and analytical skills with sound scripting knowledge.Good communication and excellent team player.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer---Memory-Subsystem_JR1965593,"You will be responsible for verifying the ASIC design, architecture and micro-architecture of memory sub-systems/units using advanced verification methodologies.Understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Coming up come up with test plans, tests and verification infrastructure for complex IPs/sub-systems.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Work on advanced verification methodologies like SV/UVM.Perform functional coverage driven verification closure.Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
26,Nvidia,Senior Applied Power Architect - GPU,"MSEE/MSCE, preferably PhD, or equivalent experience with a specialization in low-power-processor architectures.Strong knowledge of energy efficient system design fundamentals and related tradeoffs from your 3+ years of relevant industry experience.Deep understanding of processors (GPU is a plus), servers, and system-SW architectures, and their performance/power modeling techniques.Proficiency with Python and data analysis packages like: Pandas, NumPy, PyTorch.Exposure to industry standard Power Analysis EDA tools such as PrimePower etc a plus.Experience with performance monitors/simulators used in modern processor architectures.Exposure to lab setup including power measurement equipment such as scope/DAQ. Your ability to analyze board-level power issues like supply voltage, overcurrent etc. is helpful.Strong interpersonal and organizational skills and the ability & desire to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Applied-Power-Architect---GPU_JR1965625,"You will be responsible for inventing flows/methodologies and building the power estimation models/tools for GPU products and systems like Nvidia MaxQ notebooks and DGX.As a senior team member, you will collaborate closely with other System/SW Architects, and Product engineers to understand energy efficiency improvements.Deploy machine learning techniques to develop highly accurate power and performance models of our GPUs, CPUs, Switches, and platforms. You’ll also reduce and implement these models on silicon to assist power management software.Drive performance vs power analysis to enable management/marketing with meaningful product decisions and customer interaction."
27,Nvidia,GPU Development Tools Engineer,"Bachelor's or higher degree in Computer Science or Computer Engineering or equivalent experience3+ yrs of experienceStrong C++, or Java and JavaScript programming capabilityAptitude to work across the GPU, driver, and application stacksSome familiarity with a scripting language, such as PythonExcellent interpersonal skillsFlexibility for working in an evolving environment with different frameworks and requirementsKnow-how working on operating system kernels or writing device drivers with strong systems-level debugging skillsA knowledge of GPU APIs such as DirectX, CUDA, Vulkan or OpenGLExperience with chip and/or system simulationExperience in performance analysis of sophisticated systemsDeep understanding of systems architecture: CPU, GPU, memory, display, buses, kernel internals would be helpful",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/GPU-Development-Tools-Engineer_JR1964785,This role will require you to play a critical part in every stage of development of a GPU!Improve the daily workflows of the world’s top chip modelers and designers to help produce the next greatest generation of GPUs.Empower GPU architects to understand application performance today and model competition-destroying performance for tomorrow.Coordinate with architecture and software teams to enable functional and performance testing for the next architecture.
29,Nvidia,Software Configuration Management Engineer – Hardware,"MS (preferred) or BS in Computer Science (or equivalent experience) or a related field with at least 3 years of experienceDeep understanding of Software Configuration Management (SCM) processes and tools such as Perforce, Git, Subversion, or ClearCase for large, multi-site developmentYou've configured/deployed Continuous Integration (CI) and Continuous Deployment (CD) systems in your past experienceExcellent interpreted language skills highly desired – Object Oriented Perl or Python preferredStrong object-oriented programming and design pattern knowledge and background - Object Oriented Perl, Python, C++, or Java preferredStrong software engineering process skills requiredExperience with databases, MySQL or Postgres preferred, experience with NoSQL databases a plusExperience with DevOps or system administration with Linux systems required (CentOS/RHEL and Ubuntu preferred)Strong experience with automation required, Ansible or Puppet preferredExcellent interpersonal skills, including written and verbal communicationYou are comfortable and enjoy working with dynamic and ever evolving environmentsMeticulous organizer with an ever positive, can-do attitudeDemonstrate use of out-of-box thinking for creative solutions to highly sticky problemsFun and enthusiastic teammate who enjoys a challenge and celebrates success",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Software-Configuration-Management-Architect---Hardware_JR1949071,"Responsible for the full SCM environment including application, OS, and server hardware components, developing the continued automation and innovation needed for our large environmentCreate new solutions to improve the reliability and performance of our ever-growing infrastructure, and work with automated orchestration tools to deploy those improvements to hundreds of systems worldwideBe part of a global team and will evaluate technology alternatives, work closely with other project members to specify solutions, craft schedules, and lead ongoing enhancements and supportLearn and greatly improve the daily productivity of the world’s top chip designers and software engineers"
30,Nvidia,Senior CAD Engineer,"B.S. (or equivalent experience) in Electrical Engineering with 4 years of experience or M.S. in Electrical Engineering with 2 years of experienceA basic understanding of mosfet device behavior, CMOS layout, and VLSI design.Excellent programming skills; experience with perl, Cadence SKILL, C++, tcl.Great interpersonal skillsPassionate about providing excellent support for end-users.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-CAD-Engineer_JR1941529,"Install, configure, and support foundry techfiles.Perform expert debug of design errors to direct expeditious resolution: explaining user errors to designers; explaining techfile errors to the foundry support team, and explaining tool errors to EDA partners.Custom edit foundry techfiles to define and implement Nvidia design methodologies.We use a variety of standard off-the-shelf EDA tools at NVIDIA. You would be responsible for supporting and maintaining CAD tools used by IC designers including Virtuoso, IC-Manage, DRC/LVS verification tools, extractions, and spice simulation tools.Work with CAD tool vendors to identify and resolve bugs, improve tool usability, and evaluate new tools and features.Develop infrastructure to support design work in new process technologies.Write scripts using perl, Cadence SKILL, and C++."
31,Nvidia,Senior ASIC Verification Engineer - GPU,"Bachelors Degree in EE, CS or CE or equivalent experience5+ years of relevant experienceExperience in verification using random stimulus along with functional coverage and assertion-based verification methodologiesExperience with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)Expertise in System Verilog or similar HVLYou display strong debugging and analytical skillsPerl and C/C++ programming language experience desirablePrior experience with arbiters, interconnect networks and/or caches is desirableStrong communication skills and ability & desire to work as a great teammate are huge plusExperience in crafting test bench environments for unit and system level verification",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Verification-Engineer---GPU_JR1960956,
32,Nvidia,Design Verification Engineer - PCIE,"B.Tech./ M.Tech. with 3+ years of relevant experience Experience in verification at Unit/Sub-system/SOC level and expertise in Verilog and SystemVerilogExpertise in comprehensive verification of IP or interconnect protocols (e.g. PCI Express, USB, SATA)Background in developing and working in functional coverage based constrained random verification environmentsExperience in DV methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debugExcellent knowledge of PCIE protocol - Gen3 and above Good understanding of the system level architecture of PCIE/CXL-based designsPerl, Python or similar scripting and SW programming language experienceGood debugging and analytical skillsGood interpersonal skills & dream to work as a great teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Design-Verification-Engineer---PCIE_JR1965580,"You will be responsible for verification of the ASIC design, architecture, golden models and micro-architecture of PCIE controllers at IP/sub-system levels using state-of-the-art verification methodologies such as UVM.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Expected to understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.You will be collaborating with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
33,Nvidia,Design Engineer - Memory Subsystem,"BS / MS or equivalent experience.4+ years of design experience.Experience in RTL design of complex design units for at least two or three projects.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Expertise in Verilog.Design experience in memory subsystem or network interconnect IP.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Leadership experience in leading small 2-3 member teams.Good interpersonal skills and ability & desire to work as a part of a team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Design-Engineer---Memory-Subsystem_JR1965573,"Own micro-architecture and RTL development of design modules.Micro-architect features to meet performance, power and area requirements.Work with HW architects to define critical features.Collaborate with verification teams to verify the correctness of implemented features.Co-operate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.Interact with FPGA and S/W teams to prototype the design and ensure that S/W is tested.Work on post-silicon verification and debug."
34,Nvidia,ASIC Design Efficiency Engineer,Bachelors Degree in EE or CE or equivalent experience.2+ years of experience.Proficiency in SystemVerilog or similar HDL.You have a solid understanding of logic design and computer architecture.Strong interpersonal skills are required along with the ability to work in a diverse product oriented team.,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/ASIC-Design-Efficiency-Engineer_JR1965588,"Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency.Understand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvements.Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets.Collaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs."
35,Nvidia,Senior ASIC Power Engineer,BS or MS in electrical engineering or computer science or equivalent experience5+ years of experience in processor or other related high performance designsExpertise in SystemVerilog or similar HDLSolid understanding of physical design and VLSIGood communication skillsBackground in computer architecture,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Power-Engineer_JR1965587,"Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiencyYou are expected to understand the design and implementation, develop power metrics and drive power reductionsExecute and deliver fully verified, high performance, area and power efficient RTL to achieve design targetsYou will be working with architects, designers, verification and VLSI teams to accomplish your tasks​"
36,Nvidia,Senior Verification Engineer - GPU,B.Tech./ M.Tech. with 4+ years of relevant experienceProficiency in Verilog and CFamiliarity with OOPs conceptsHands-on experience in verification at Unit/Sub-system/SOC levelGood understanding of computer architecture conceptsStrong technical fundamentals with superior analytical skills and problem-solving skillsKnowledge of SystemVerilog or similar HVL is highly desirableExperience in verification methodologies like UVM/VMM is highly desirableExposure to industry standard verification tools for simulation and debugPrior experience in 3D graphics processing or processor verificationC/C++ programming language experienceExperience in scripting and tool development using Perl and PythonExcellent debugging skillsGood interpersonal and communication skills & dream to work as a great teammate,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer---GPU_JR1965581,"As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading GPUs.Responsible for verification of the ASIC design, architecture, golden models and micro-architecture of the GPUs and full-chip level using advanced verification tools and methodologies.Build reusable bus functional models, traffic generators, monitors, checkers and scoreboards following coverage driven verification methodology.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
37,Nvidia,Senior Digital Design Verification Engineer - Hardware,"Bachelors or Masters Degree (or equivalent experience) in Electrical Engineering, Computer Science, or Computer EngineeringAt least 5 years of proven experience.Background in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.Experience in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.Perl, Python, C/C++ programming language experience.Good debugging and analytical skills.Good communication skills & dream to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Design-Engineer_JR1964107,"Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Responsible for understanding the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
38,Nvidia,Senior Verification Engineer - Memory Subsystem,B.Tech./ M.Tech. with 5+ years of relevant experienceExperience in verification of complex IPs/units and sub-systemsVerification experience using random stimulus along with functional coverage and assertion-based verification methodologiesExpertise in VerilogKnowledge in SystemVerilog or similar HVLFamiliarity with verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debugExperience in memory subsystem or network interconnect IP verificationGood debugging and analytical skillsScripting knowledge (Python/Perl/shell)Good communication skills & dream to work as a great teammate,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer---Memory-Subsystem_JR1965584,"Responsible for verifying the ASIC design, architecture and micro-architecture using advanced verification methodologies.Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Come up with test plans, tests and verification infrastructure for complex IPs/sub-systems.Responsible for performance and deadlock verification of the GPU memory subsystem unit.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Perform functional coverage driven verification closure.Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
39,Nvidia,Senior Deep Learning Performance Architect,"MS or PhD in Computer Science, Computer Engineering, Electrical Engineering or equivalent experience6+ years of meaningful work experienceStrong foundation in machine learning and deep learningExpert programming skills in Python, C, C++Strong background in computer architectureExperience with performance modeling, architecture simulation, profiling, and analysisBackground with GPU Computing and parallel programming models such as CUDA and OpenCLExperience with deep neural network training, inference and optimization in leading frameworks (e.g. Pytorch, Tensorflow, TensorRT)Experience with the architecture of or workload analysis on other DL accelerators",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Deep-Learning-Performance-Architect_JR1965147,"Develop innovative architectures to extend the state of the art in deep learning performance and efficiencyPrototype key deep learning and data analytics algorithms and applicationsAnalyze performance, cost and power trade-offs by developing analytical models, simulators and test suitesUnderstand and analyze the interplay of hardware and software architectures on future algorithms, programming models and applicationsActively collaborate with software, product and research teams to guide the direction of deep learning HW and SW"
40,Nvidia,ASIC Design Efficiency Engineer - New College Grad,"You are pursuing a Bachelor’s , Masters, or PhD in Electrical Engineering or Computer Engineering (or equivalent experience).Proficiency in SystemVerilog or similar HDL.You have a solid understanding of logic design and computer architecture.Strong interpersonal skills are required along with the ability to work in a diverse product-oriented team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/ASIC-Design-Efficiency-Engineer---New-College-Grad_JR1963521,"Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency.Understand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvements.Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets.Collaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs."
41,Nvidia,Senior Design Efficiency Engineer,Bachelors or Masters Degree in electrical engineering or computer science with shown experience in processor or other related high performance designs or equivalent experience.5+ years of experienceExpertise in SystemVerilog or similar HDL.Solid understanding of physical design and VLSI and a background in computer architectureStrong interpersonal skills are required along with the ability to work in a diverse product oriented team.A history of mentoring junior engineers and interns a huge plus.,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Design-Efficiency-Engineer_JR1963236,"Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiencyUnderstand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvementsExecute and deliver fully verified, high performance, area and power efficient RTL to achieve design targetsCollaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs"
42,Nvidia,Senior ASIC Verification Engineer - GPU,"Bachelors Degree in EE, CS or CE or equivalent experience5+ years of relevant experience or an Advanced Degree with equivalent experience.Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologiesExperience with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)Expertise in System Verilog or similar HVLYou display strong debugging and analytical skillsExperience in crafting test bench environments for unit and system level verificationPerl and C/C++ programming language experience desirablePrior experience with arbiters, interconnect networks and/or caches is desirableStrong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-NC-Durham/Senior-ASIC-Verification-Engineer---GPU_JR1960959,
43,Nvidia,"Senior Design Engineer, Coherent High Speed Interconnect","BS or equivalent experience in Electrical Engineering or Computer Engineer or related degree required, advanced degrees (MS, PhD) a plus.3+ years or relevant design experienceKnowledge of industry standard interconnect protocols like PCIE, CXL, AXI, CHI will be useful.You have experience and knowledge in architecture, RTL design, performance analysis and power optimization.Strong working knowledge of Verilog or System Verilog.Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Design-Engineer--Coherent-High-Speed-Interconnect_JR1964232,"BS or equivalent experience in Electrical Engineering or Computer Engineer or related degree required, advanced degrees (MS, PhD) a plus.3+ years or relevant design experienceKnowledge of industry standard interconnect protocols like PCIE, CXL, AXI, CHI will be useful.You have experience and knowledge in architecture, RTL design, performance analysis and power optimization.Strong working knowledge of Verilog or System Verilog.Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus."
44,Nvidia,Senior ASIC Floorplan Design Engineer,"Masters Degree in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experienceAt least 5+ years of relevant work experienceA deep hardware engineering background with a concentration in VLSI and/or Computer Architecture.Experience in Verilog, System Verilog or similar HVLExperience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure.Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview.Python, Perl and C/C++ programming language experienceExperience in driving development of large scale ASIC floorplan is a huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Floorplan-Design-Engineer_JR1965232,"Working with architects, design leads, physical design leads and package leads, you will develop and to craft and optimize floorplans during early chip development.Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunitiesSolve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions.You will build tools and improve existing infrastructure to optimize chip area and speed of execution."
45,Nvidia,Senior ASIC Design Engineer,"Bachelors or Masters Degree in Electrical Engineering or Computer Engineering, or equivalent experience.At least 3 years of relevant work or research experience.Highly proficient in logic design, Verilog and/or System-Verilog, with a good understanding of Computer Architecture and Digital Systems design.A deep understanding of ASIC design flow including RTL design, verification, logic synthesis, timing analysis, floor-planning, ECO, and post silicon debug.Strong interpersonal skills and an excellent teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Engineer_JR1953316,"As a key member of our design team, you will be responsible for the micro-architecture and design implementation of GPU memory subsystem modules.Make architectural trade-offs based on features, performance requirements and system limitations, and deliver a fully verified design by working closely with verification engineers.Deliver a synthesis/timing clean design while working with the physical design team to ensure a routable and physically implementable design.Collaborate with architects, verification engineers, software engineers, and physical design engineers to accomplish your goals."
46,Nvidia,Senior ASIC Verification Engineer,"You have a Bachelors or Masters Degree in Electrical Engineering or Computer Science or Computer Engineering (or equivalent experience)At least 3 years of relevant work experienceKnowledgeable in verification using random stimulus along with functional coverage and assertion-based verification methodologiesExperience developing scalable code using Object Oriented Programming principles.Proficient in verification of design IP with SystemVerilog, advanced methodologies (such as UVM), and design and verification tools (such as VCS or equivalent simulation tools)Passionate about delivering bug-free first siliconPrior verification experience related to memory subsystem is a huge plusFamiliarity with memory subsystem concepts such as memory consistency models, arbitration policies, encryption algorithm, high-speed IO protocols and/or on-chip interconnectStrong interpersonal skills",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Verification-Engineer_JR1953313,"As a Senior Verification Engineer at NVIDIA, you will be responsible for verifying the design, architecture and micro-architecture using advanced verification methodologiesDefining verification scope and driving the development of verification infrastructure, DV strategies and test-planning for memory subsystem unitsCollaborate with ASIC designers and architects in deriving feature and micro-architecture specifications"
47,Nvidia,Senior Technical Support Engineer - Networking,"5+ years in providing in-depth Customer Support and troubleshooting for hardware and software productsKnowledge and experience in Linux System Administration, process management, package management, task scheduling, kernel management, boot procedures/troubleshooting, performance reporting/optimization/logging, network-routing/advanced networking (tuning and monitoring), storage configuration and troubleshooting (iSCSI), Virtualization (KVM) and ScriptingDeep understanding of at least two of the following: data centers, servers, distributed systems, virtualization, deep learning frameworks, containers/containerization (ie Docker, Kubernetes), hybrid cloud (ie AWS, GCP)You'd have cultivated a deep Linux knowledge, and be very comfortable working in various Linux environments as well as with Windows OS’sIntellectual curiosity, positive attitude, flexibility, analytical ability, self-motivation, and team-orientedProfessional-level communication skills, interpersonal skills with a passion to solve problemsClustering or Data-Center technologies including Upper Layer Protocols (i.e., MPI)OpenStack AdministrationKnowledge and experience with additional OS’s such as Microsoft Windows, VMWare, UnixEthernet and Storage technologiesClustering or Data-Center technologiesConfiguration and operational expertise with traditional network switch/router platformsMLNX_OS, Cumulus Linux, etc..",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Switzerland-Zurich/Senior-Technical-Support-Engineer---Networking_JR1965575,"Resolve complex escalations and technical issues through meticulous research, reproduction, and troubleshooting for customers installing our products and supporting systems using Linux Operating Systems (Multi-distro)Resolve hardware and/or OS internal issuesResponding to customer product support inquiries via telephone, email or conference callsResolving customer issues during installation, operation, maintenance or product application or interoperability with other vendorsParticipate in cross-functional team meetings and provide feedback to engineering and marketing regarding product requirements, customer experience, support tools, etc.As a technical resource develop, re-define and document best practices to provide to internal teams(Support/R&D) for support process and improvementsSite visits and conference calls with customers"
48,Nvidia,Senior ASIC Front End Infrastructure Engineer,"Masters Degree in Electrical Engineering, Computer Engineering, Computer Science or related or equivalent experience5+ years of relevant work experienceProgramming proficiency in Python, Perl, or other Systems Programming language. OO design preferred.Experience with Make based build systems in large, distributed computing environmentsContinuous Integration pipeline and/or pre-submit verification flow experience, for example using JenkinsYou should display a tenacity to root cause and fix Infrastructure problems, especially intermittent, hard to isolate issues in a complex computing environmentVerification domain knowledge with complex ASICs or CPUs using techniques such as random stimulus, functional coverage and assertion-based verification methodologiesStrong problem-solving, debugging and analytical skillsGood interpersonal skills and ability & desire to work as a great teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-TX-Austin/Senior-ASIC-Front-End-Infrastructure-Engineer_JR1965423,"Improve the speed, flexibility and extensibility of the GPU front end build flowKeep the GPU Continuous Integration system at the cutting edge of industry techniquesGuide compute farm, filer, and network topology requirementsDeploy new compute farm technologies such as containers, volume cloning, distributed storage and distributed compute at scaleDeploy tracking metrics to resolve operational issues, drive forecasting, and improve design productivityDeploy information security methods for HW designRemove inefficiency wherever you can find it!"
49,Nvidia,Senior ASIC Design Engineer,"Bachelors Degree in EE, CS or CE (or equivalent experience)5+ years of relevant experience or an Advanced Degree with equivalent experienceExperience with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)Expertise in System Verilog or similar HDLYou have a background in computer architecture and solid understanding of physical design and VLSIStrong communication skills and ability & desire to work as a great teammate are huge plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Design-Engineer_JR1965421,"As a key member of our ASIC Design team, you will design and implement the industry's leading GPUsUnderstand the design and implementation of your unit, define the microarchitecture for new featuresExecute and deliver fully verified, high performance, area and power efficient RTL to achieve design targetsCollaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks"
50,Nvidia,Senior ASIC Verification Engineer - GPU,"BS or MS in electrical engineering or computer engineering or equivalent degree (or equivalent experience)3+ years of verification experienceExposure to Computer Architecture, ASIC design and verification methodology is requiredStrong ability with SystemVerilog, C and/or C++, test planning, coverage closure, and test bench designUnderstanding of object oriented programming conceptsStrong communication skills.Ability and desire to work as a great teammateGood debugging and problem solving skillsExperience with assertion-based verification, Semiformal Verification (SFV), Unified Verification Methodology (UVM), SystemVerilog checkers and scoreboards.Perl or Python knowledgeExperience with multiple verification methodologies",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Verification-Engineer---GPU_JR1961386-1,"Work on a unit level testbench, working on directed and random tests and test infrastructure, and contributing to the future direction of the methodology for the testbenchPartner closely with RTL and architecture teams to help refine the microarchitecture plans to ensure that changes to the design are verifiableArchitect and plan the verification strategy and execution for sub-system features impacting your unitSupport post-silicon validation activities"
51,Nvidia,Senior Verification Engineer - Hardware,"CPU verification, Memory controller verification, Interconnect verificationHigh Speed IO verification (UFS/PCIE/XUSB)10G/1G Ethernet MAC and Switch Bus protocols (AXI/APB)System functions like Safety, Security, Virtualization and sensor processingExperience in the latest verification methodologies like UVM/VMMExposure to industry standard verification tools for simulation and debug is a requirementExposure to Formal verification would be excellentGood debugging and analytical skills.Good interpersonal skills, ability to work as an excellent teammateExcellent communication skills to collaborate with cross-cultural teams and work in a matrix organization ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Hyderabad/Senior-Verification-Engineer---Hardware_JR1960734,"Architect the testbenches and craft verification environment using UVM methodologyDefine test plans, tests and verification infrastructure for modules, clusters and systemBuild efficient and reusable bus functional models, monitors, checkers and scoreboardsImplement functional coverage and own verification closureWork with architects, designers, FPGA and post-silicon teams to ensure that your unit is robust"
52,Nvidia,"Vice President, North America Sales","Bachelor degree minimum from a leading University. Master’s degree and/or MBA is desirable or equivalent experience20+ years of sales experience in technology systems and/or software products, with 15+ years people management responsibilitiesExperience owning an overlay product sales organization is neededPossess a wide client contact base, deep vertical expertise, and knowledge of sales trends in specific product lineTrack record of successfully growing revenue for new innovative technology-based solutions. A consistent track record handling the sales of computing appliancesConfirmed ability to work effectively in highly matrixed organizationBusiness knowledge of the product marketsTechnical knowledge of NVIDIA products and servicesKnowledge of pricing strategies, channel economics, and negotiation tacticsExperience with leading and closing complex deal negotiationsRegular review of sales opportunities and account business plans and manage the monthly revenue forecastLead & motivate a virtual team of sales managers (and help recruit the best talent)Work with the Business Unit product management and engineering teams to ensure that we build the right products and solutions that aligns with our company roadmapProviding inspirational leadership and driving organization growth and change. Hiring and developing talentCan present complex marketing and technical content to customersDemonstrated knowledge in influencing business practices and products to better align with customer needsYears of experience in qualifying new customers to enable revenue opportunities, product alignment, decision makers, etc..Can demonstrate a strong technical foundation to establish credibility with customers and/or internal partners",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Vice-President--North-America-Sales_JR1965559,"Enable and craft a robust opportunity pipeline and establish long-term business relationships and strategic relevance with selected high-revenue/growthEnable matrixed team to deliver on the total worldwide product segment revenue, including staffing appropriately in accordance with the defined coverage modelCreate and developing sales operations process management, including opportunity management and forecastingBuild effective relationships with a partner channel ecosystemDrive execution of strategic plans in collaboration with virtual teams"
53,Nvidia,Global Account Manager,"Min. of 8 years in IT experience with EE education background is highly preferredExtensive sales and coupled with intimate account management experience in consumer and enterprise solutionsExperience with PC Tier 1 suppliers and/or OEM’sOutstanding written and oral communication skills in English. Strong negotiation and relationship building skills with high standards of integrity and ethicsTeam oriented, self-motivated, dependable and consistent with great organizational skillsA high-level understanding of the main general-purpose GPU computing concepts, assuming no experience/expertise in computer architecture or systems programmingLoves to play PC Game",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Global-Account-Manager_JR1964532,"Develop outstanding strategic relationships with customers’ Sales, PM, R&D and procurement teams to identify new opportunities and drive design winsAcquire deep understanding of customers’ growth strategy, development plans and competition statusLead an account focused team of direct and matrix reportsEngage and steer internal partners e.g. Development, Marketing and Operations teamsIdentify vehicle platforms and respective key personnel at customers"
54,Nvidia,Software Engineer,Reverse engineering experienceLinux experience is a plusEnthusiastic about gaming culture,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Yerevan/Software-Engineer_JR1965121,
55,Nvidia,Mixed Signal Design Verification Engineer (RDSS Intern),"Master Degree in EE, CS or CE or equivalent experience.Experience in deep sub-micron process design experience in CMOS Analog / Mixed Signal Circuit Design.Background with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like HSpice, Finesim, XA).Experience in crafting test bench environments for component and top level circuit verification.Expertise in System Verilog or similar HVL.Strong debugging and analytical skills.Perl and C/C++ programming language experience desirable.Strong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Mixed-Signal-Design-Verification-Engineer--RDSS-Intern-_JR1962741-1,"As a key member of our circuit verification team, you will verify the design and implementation of the industry's leading GPU.Responsible for verification of the Mixed Signal CMOS circuit design, architecture, golden models using advanced verification methodologies.You are expected to understand complex mixed-signal CMOS circuits design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Work closely with Multi-functional teams, circuit and logic design, verification, test engineering to accomplish tasks."
56,Nvidia,Senior Developer Technology Engineer - Graphics,"A degree in Computer Science, Engineering, or equivalent experience.Deep knowledge of 3D graphics and GPU technologies, including shaders and shading languages.Proficiency in C++ with strong software development, optimization, and debugging skills, with a strong software engineering background.Experience in physically based shading, ray tracing and rendering techniques used in game and film production.Excellent verbal and written communication skills.Open to travel for on-site visits to partners and for industry conferences.Background with GPU ray tracing with OptiX or RTX.Experience with modern, explicit 3D APIs such as Vulkan or DirectX 12.A deep understanding of GPU architectures.Background with Windows or Linux driver development.Experience in physically based shading, ray tracing and rendering techniques used in game and film productionExperience in machine learning algorithms and applications.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Singapore-Remote/Senior-Developer-Technology-Engineer---Graphics_JR1965260,"Work with some of the most innovative, leading AAA developers throughout the world.Collaborate with developers to optimize graphics and system performance to ensure the fastest and most fluid gameplay with beautiful ray traced rendering.Develop and optimize ray traced effects such as reflection and refraction, shadows and ambient occlusion, global illumination, and subsurface scattering in AAA PC gamesCollaborate with the architecture and driver teams at NVIDIA in ensuring the best possible experience on current generation hardware, and on determining trends and features for next generation architectures.Play with the latest GPU technology to develop new techniques using GPUs, build technical demos, write whitepapers and present your work at conferences."
57,Nvidia,Data Center Systems and Silicon Architect Lead,"A Masters of Science in Electrical Engineering, Computer Science, Computer Engineering or a Bachelors Degree (or equivalent experience).15+ years of experience in chip and system architecture. Proven leadership experience in a similar / related role, with a track record of successfully defining and shipping products in the server and data-center spaceCritical to the role, a successful candidate will be an expert in technology and industry trends, have awareness of key competitive scenarios, and be adept at predicting future directions of the industry and technology.Experience driving sophisticated projects from concept to productionStrong leadership and interpersonal skills, with the ability to drive alignment across large organizations",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/SOC-Product-Lead_JR1962974,"In this lead role, you will be at the heart of defining the specifications of NVIDIA’s next generation of datacenter server SoC products. These SoCs will be defined to meet the needs of cloud service providers, networking & telecom service providers, and content distributors, as well as future enterprise applications.Lead the SoC Product definition and continue with the SoC execution through its launch. By owning the product from inception through shipment, you will influence engineering, business teams, sales teams, as well as customers. Through direct customer interaction, you will bring market requirements back into the engineering and execution teams.Modeling of critical use cases and performing basic Return on Investment, value proposition calculations is required.Advise a comprehensive product strategy from product conception and definition through end of life. You will function as a central resource interacting with architecture, engineering, marketing, and operations as our products move through their lifecycle."
58,Nvidia,Principal Custom Platform Power and Performance Lead,"Master's Degree in Computer Engineering or Electrical Engineering (or equivalent experience)15+ years of relevant work experience focused on computer, gpu and high performance architectures and power.Understanding of the many factors influencing power efficiency at chip, system, and product levels.Strong interpersonal, communication and teamwork skills.A drive to continuously learn and expand architectural breadth and depth.Experience with modeling and optimization of power and/or performance.Prior experience in power architecture and designNegotiates solutions and solves power and performance problems to ensure pre-silicon and post silicon project compliance.Works with chip leads, verification, PD, IP teams on execution issues as they arise.Develops plans and strategies with Architecture and Design teams to improve power and performance methodologies and practices. Master’s of Science in Electrical Engineering, Computer Science, Computer Engineering or a Bachelor’s Degree (or equivalent experience)",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Principal-Custom-Platform-Power-and-Performance-Lead_JR1961172,"Work with Architects, Design and Customers on IP/SOC power projections, methodology alignment, use case analysis, max temp and power mitigations and negotiates solutions and solves problem to ensure pre-silicon and post silicon compliance.Modeling and optimizing power and performance across technical, product, and usage constraints for Nvidia SoCs in driving, 5G, cloud and gaming and other applications.Working with teams throughout the company (Architects, RTL, PD, Circuit, SI, Thermal, SW, Platform, Operations, Marketing, etc...) on use cases and deliver outstanding power solutions.Guiding HW Design teams in evaluating and improving power efficiency of implementations.Creating power models of key SoC units to evaluate architectural tradeoffs across complex CPU, Memory, GPU/ML, accelerators and high speed serdes subsystems "
59,Nvidia,Malware and Anti-cheat Research Architect,"MS or PhD in Electrical Engineering, Computer Science, Computer Engineering, or equivalent experience.5+ years of relevant experience.Solid understanding of malware analysis, reverse engineering, and virtual machine introspection.Working Knowledge in game security and deep understanding of games hacks and cheats, with the ability to develop the suitable countermeasures.Deep understanding of security by design fundamentals.Sound knowledge of operating system architecture and internals, specifically Linux and Windows internals.Hands-on skills with various programming languages including C, C++, and Python.Advanced problem-solving skills to identify and solve sophisticated security issues.Ability to independently pursue new insights and innovations.The ability to work in a dynamic customer focused team is required and strong interpersonal skills and a real passion for working as a team are essential.Experience in malware analysis, memory forensics, anit-cheats for gaming and reverse engineering.Familiarity with online gaming, different types of game cheats, and game protection technologies.Familiar with x86 and ARM or RISC_V architecture and related security fundamentals.Experience with open-source memory forensics frameworks, such as Volatility and Rekall and known Game cheats.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/UK-Remote/Malware-and-Anti-cheat-Research-Architect_JR1964989,"Be a security engineer/researcher specializing in intrusion detection, reverse engineering, or malware analysis.Research, design, develop, and implement new security solutions for cloud environment. The ideal candidate will be able to conduct and lead their own research.Research and develop innovative approaches for memory analysis, binary analysis, malware analysis, memory introspection, and intrusion detection in cloud platforms and cloud gaming services.Provide direction and advice on emerging threats, vulnerabilities, game cheats, and security practices that may have an impact on the definition of new innovative solutions.Cooperate with customers and partners to identify the security challenges, and craft a security sound solution which can serve long-term and short-term business goals."
60,Nvidia,"Solutions Architect, Healthcare","Partner with our business / account team working with customers to develop a keen understanding of their goals, strategies, and technical needs as well as to help define and deliver high-value solutions meeting these needs.BS/MS/PhD (MS or PhD preferred) in Medical, Computational Biology, Bioinformatics, Statistics, Physics, Computer Science, Mathematics or closely related fields (or equivalent experience).5+ years of work-related experience in software development, deep learning, machine learning or high-performance computing.Scientific computing experience including software development in scientific programming languages like C/C++, Python, and/or CUDA.Expertise in healthcare or life science and the processing of healthcare data.Understanding of how to apply deep learning or machine learning into the healthcare process.Experience with modern Deep Learning software architecture and frameworks.Excellent communication skills particularly in the presentation of highly technical material.Strong written and oral communications skills in English.Must enjoy interacting with forward-thinking people, life-long learning, and staying at the cutting-edge of the domain.Demonstrated experience optimization workloads with GPU technology.Significant deep learning experience with healthcare data.Published record of thought leadership in a technical area or industry segment.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Solutions-Architect--Healthcare_JR1965094,"Partner with our business / account team working with customers to develop a keen understanding of their goals, strategies, and technical needs as well as to help define and deliver high-value solutions meeting these needs.Work with customers to design NVIDIA GPUs into their next generation healthcare process.Stay up on the state of the art in healthcare and life science to apply the latest advancements in the field to customer needs.Document what you know and teach others. This can vary from building targeted training for partners and other Solutions Architects, to writing whitepapers, blogs, and wiki articles, to simply working through hard problems with a customer on a whiteboard.We make heavy use of conferencing tools, but some travel is required for this role. You are empowered to find the best way to get your job done and make our customers successful."
62,Nvidia,"Senior Solution Architect, AI Infrastructure","BS/MS/PhD in Electrical/Computer Engineering, Computer Science, Physics, or other Engineering fields or equivalent experience.This role is for an individual with the motivation and skills to drive the technical pre-sales process.5+ years of Solution Engineering (or similar Sales Engineering roles) experienceAdvance practical knowledge of Networking - Data Center topologies, routing and switching protocols, and Ethernet/InfinibandSystem level understanding of server architecture, PCIe devices, NICs, Linux OS and kernel driversNetworking experience, including knowledge of Ethernet, Infiniband or other networking protocolsKnowledge of DevOps/MLOps technologies such as Docker/containers, Kubernetes, data center compute/network/storage deploymentsEffective time management and capable of balancing multiple tasksAbility to communicate your ideas/code clearly through documents, presentation etcExternal customer facing skill-set and backgroundSystems engineering, coding, and debugging skills including experience C/C++, Linux kernel and driversHands-on experience with NVIDIA systems/SDKs (e.g. CUDA), NVIDIA Networking technologies (e.g., DPU, RoCE, InfiniBand), and/or ARM CPU solutionsFamiliarity of concepts for virtualization environmentsAble to think creatively to debug and solve problems",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Solution-Architect--AI-Infrastructure_JR1965065,"Working with NVIDIA Consumer Internet and IT Services customers on data center GPU server and networking infrastructure projects as solution architect. Guide customer journey to server/network/cluster deployments and lead discussions about network topologies, compute/storage etcIdentifying new business/project opportunities for NVIDIA products and technology solutions in data center and artificial intelligence applications. Work closely with the Engineering, Product management and Sales teamsConducting regular technical customer meetings for project/product roadmap, feature discussions and introduction to new technology solutionsBuilding custom product demonstrations and POCs for solutions that address critical business needs of our customersAnalyzing and solving compute/network performance issuesPreparing and delivering technical training presentations and workshops"
63,Nvidia,"Account Manager, Federal Government - Canada","BA degree or equivalent experience10+ years experience selling solutions to senior executives at Federal government accountsA real passion for getting things done in a dynamic sales and technology environmentDemonstrated track record leading significant revenue and overachieving targets to meet stretch goalsDemonstrated ability to provide thought leadership, think strategically and effectively communicate vision (both written and verbal), and influence cross-functionallyAn MBA or graduate degreeAdept at stabilizing intense short-term pressures with overall long-term goalsStrong executive presence, polish, and political savvyTrack record of successfully growing revenue for new innovative technology-based solutionsAbility to generate new pipelines on a weekly, monthly, and quarterly basisExcellent communication skills and ability to persuade -- using simple communications that convey complex concepts in a compelling, concise, and creative wayDemonstrated ability to build and lead in a matrix-managed team culture",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Canada-Remote/Account-Manager--Federal-Government---Canada_JR1965129,"Be the key point of contact and relationship owner for a defined set of customersBuild key accounts into strategic partners, and drive sustaining revenue, market share growth, and product footprintWork closely with partners, OEMs, and ecosystem partners to build and execute go-to-market plans to accelerate growth and adoption of the enterprise product familyContributing to the long-term success of Nvidia America's Sales Organization by being a collaborative leader amongst your peers. Consistently striving to improve and reinvent yourself.Evangelize the use of NVIDIA's platform, products, and technologies to your customers and partnersAbility to travel as neededTake the lead on bid response for Canadian Federal Government procurement vehicles and Supply arrangementsGreat understanding of the business sales cycle of the Canadian Government"
64,Nvidia,"Senior Solutions Architect, Accelerated Computing","8+ years of relevant experienceMS/PhD in Computer Science, Electrical/Computing Engineering, Physics, Mathematics, or other Engineering fields or equivalent experienceExperience as an ML/Software Engineer with ability to use at least one scripting language (i.e., Python)Practical knowledge of data science (i.e. adapting a model architecture for a specific use case rather than creating a brand new one)Strong problem solving skills coupled with customer-facing communication skillsStrong verbal and written communication skills, including presentation skills to engage with your customer or audienceEnjoy working in a constantly evolving environment without losing focusAbility to creatively debug and solve problemsEfficient time management and capable of balancing multiple tasksExternal customer facing skill-set and backgroundExperience working with TensorFlow, PyTorch or other DL FrameworksExperience using containerized environments (i.e. Docker, Kubernetes, etc.)Experience or exposure to cloud platforms like AWS, Azure, GCP, or OCISystem-level experience specifically GPU-based systemsHands on experience with NVIDIA hardware and software SDKs (i.e. RAPIDS, Omniverse, etc.)",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Solutions-Architect--Accelerated-Computing_JR1965078,"Working with Cloud Service Providers and/or Consumer Internet customers to develop and demonstrate solutions based on NVIDIA’s groundbreaking ML/DL and data science software and hardware technologiesPartner with Sales Account Managers or Developer Relations Managers to identify and secure new business opportunities for NVIDIA products and solutions for ML/DL and other software solutionsConduct regular technical customer meetings for project/product roadmap, feature discussions, and intro to new technologies. Establish close technical ties to the customer to facilitate rapid resolution of customer issuesBuild custom PoCs for solution that address customer’s critical business needs applying NVIDIA hardware and software technologyPrepare and deliver technical content to customers including presentations about purpose-built solutions, workshops about NVIDIA products and solutions, etc."
65,Nvidia,"Developer Relations Manager, Quantum Computing","Degree or equivalent experience in Physics, Computer Science, Chemistry, Applied Mathematics, or related engineering field (Ph.D. or Masters preferred).5+ years of experienceExtensive background in Quantum Information Science with 5 years experience in the Quantum Computing industry.Meaningful experience in a technical leadership role.World-class communication skills with a demonstrated ability to articulate a value proposition to technical and non-technical audiences.Hands-on experience in scientific computing, high-performance computing, applied machine learning, or deep learning.Background in software development. Bonus points for scientific software development experience.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Germany-Munich/Developer-Relations-Manager--Quantum-Computing_JR1958867,"Lead and develop quantum computing developer and ISV strategy with cross functional teams: Product, Engineering, Applied Research.Lead strategic relationships with key opinion leaders, leading startups and influential researchers in quantum computing.Evangelize and directly engage target applications, academic, and startup collaborators.Discover high impact problems NVIDIA can uniquely solve that create new market paradigms.Drive early adoption of new products and support launch and go-to-market activities.Host developer and customer evangelism events: meetups, hackathons, lectures.Speak at relevant scientific, technical and industry conferences."
66,Nvidia,DFT Engineer,"BSEE or MSEE or equivalent experience from reputed institutions with 3+ years of industrial experience.Strong DFT knowledge in Scan ATPG, compression techniques. Experience in coverage analysis, test points and DFT clocking is desired. Candidate should be well versed with DFT static timing analysis, ECO, ASIC Design Flow, HDL and Digital logic design. Experience in RTL and Gates verification and simulation. Tape-out experience gives added advantage.You need to be familiar with BIST architecture and JTAG/IEEE1149.1/IEEE1500.Strong analytical, problem-solving skills and strong coding skills in industry standard scripting languages. Outstanding written and oral communication skills with the curiosity to work on rare challenges.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Hyderabad/DFT-Engineer_JR1965125,"As a member of our team, you will be leading the design and implementation of state-of-the-art designs in test access mechanisms, ATPG, BIST and compression.Your responsibility will also include verification and silicon bring-up of Scan ATPG and other DFT features. We are looking for innovation to improve the quality of DFT methods which includes DFT clocking, pattern reduction and coverage improvement.In addition, you will help develop and deploy DFT methodologies for our next generation products. You will also need to work with multi-functional teams to incorporate DFT features into the chip. Occasional travel and some late hours online meetings involved during critical design phase."
67,Nvidia,Senior Hardware SoC Architect,"BS degree (or equivalent experience) in Computer or Electrical Engineering with at least 5 years of experience or MS degree in Computer or Electrical Engineering with at least 3 years of experience in architecture, design and/or verification experienceStrong knowledge and industry expertise in multiple aspects of SoC architecture definition such as Clocks, Resets, Power-Sequencing, Power Management, Interrupts, Interconnects, Boot, Virtualization, Security, System Performance, IO technologies, (PCIE, Camera Interfaces, etc), Platform integration.Strong understanding of platform architecture considerations - power, reset, clock sequencing and I/O interfacesStrong scripting skills in languages such as Perl or PythonGood understanding of ASIC design/verification/implementation flowsYou are comfortable communicating and solving issues at all levels of architecture definition from micro-architecture to system level to software architecture.Excellent written, verbal and negotiation skills, to work with others and build consensusAmazing analytical and independent problem-solving skillsArchitecture experience with platform power, reset, clock sequencing and I/O interfacesSystem C or C++ development skills, or relevant programming experienceProven record of implementing processes and methodologies",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Hardware-SoC-Architect_JR1965029,"Define future aspects of our architectures that bring together CPUs, NVIDIA GPUs, custom processors and accelerators into a single chip.Hardware architecture end-to-end lifecycle ownership.Drive Architecture/Software/Hardware co-design and collaboration on features set.Cross-disciplinary role, coordinating with IP architects, designers, verification, Physical Design, Software, DFT, VLSI, Security, Automotive Safety and platform teams.Capture requirements, create hardware specifications, conduct technical reviews, support customer documentationReview upstream product requirements, downstream specifications and verification plans in ASIC, software and/or platform to ensure requirements are followed.Create architectural validation plans and drive execution.System C model development to validate architecturePatenting novel parts of system architectureImproving processes and methodologies that improve team productivity and quality of deliverables"
68,Nvidia,Tegra Software Engineer (RDSS Intern),"MS degree (CS/EE) or equivalent experience. Excellent C skills.Excellent debugging and problem solving skills.Have experience at Linux or Android.Experience working on embedded systems or ARM processor specific.A successful candidate should be able to work independently and highly self-motivated. He or she should drive issues with little or no supervision.Able to break down complex problems in to manageable tasks.Good English language skills to work effectively with global teams.Excellent communication skills, flexible in task assignments and working under pressures are also indispensable for this candidate.Background in working with the Linux and open-source software communities.Technical leadership and mentorship experience.Experience with multiple Linux distributions and processor architectures.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Tegra-Software-Engineer--RDSS-Intern-_JR1963349,"Develop firmware and software for NVIDIA Security and System Software technologies. Be challenged to apply your problem solving skills on different aspects of software development and SOC/GPU platforms. Also learn exciting new technologies, skills and advanced software development that NVIDIA can offer. The candidate will work with other NVIDIA teams globally too. A key success for this position is not only a thorough understanding of NVIDIA hardware and software, but also solid grasp of system design, use case requirements and software stacks."
69,Nvidia,Senior Real Time Ray Tracing Engineer - Omniverse RTX,"BS/MS or higher degree in Computer Science or related field (or equivalent experience)5+ years of experienceProven understanding of C++Up to date knowledge of real-time rendering and offline rendering algorithms and researchBackground with GPU Graphics and Compute programming APIs such as Direct3D 11, Direct3D 12, DirectX Raytracing, Vulkan, OpenGL, CUDA, OpenCL or OptiXExperience writing shader code in HLSL or GLSL for these APIS.Experience debugging, profiling and optimizing rendering code on GPUsFamiliar with multi-threaded programming techniquesCan do attitude, with the will to dive into existing code and do what it takes to accomplish your jobAbility to work well with others in a team of deeply passionate individuals who respect each other",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Finland-Helsinki/Senior-Real-Time-Ray-Tracing-Engineer---Omniverse-RTX_JR1964995,Implementing new rendering techniques in a game engine using real-time ray tracing with NVIDIA RTX technologyImproving the performance and quality of techniques you or others developedEnsuring that the rendering techniques are robust and work well for the content needs of products using them
70,Nvidia,Senior Real Time Ray Tracing Engineer - Omniverse RTX,"BS/MS or higher degree in Computer Science or related field (or equivalent experience)5+ years of experienceProven understanding of C++Up to date knowledge of real-time rendering and offline rendering algorithms and researchBackground with GPU Graphics and Compute programming APIs such as Direct3D 11, Direct3D 12, DirectX Raytracing, Vulkan, OpenGL, CUDA, OpenCL or OptiXExperience writing shader code in HLSL or GLSL for these APIS.Experience debugging, profiling and optimizing rendering code on GPUsFamiliar with multi-threaded programming techniquesCan do attitude, with the will to dive into existing code and do what it takes to accomplish your jobAbility to work well with others in a team of deeply passionate individuals who respect each other",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Yerevan/Senior-Real-Time-Ray-Tracing-Engineer---Omniverse-RTX_JR1964997,Implementing new rendering techniques in a game engine using real-time ray tracing with NVIDIA RTX technologyImproving the performance and quality of techniques you or others developedEnsuring that the rendering techniques are robust and work well for the content needs of products using them
71,Nvidia,"ASIC Verification Engineer, Coherent High Speed Interconnect","Bachelors or Master’s Degree (or equivalent experience)3+ years of relevant verification experience.Experience in architecting test bench environments for unit level verification.Background in verification using random stimulus along with functional coverage and assertion-based verification methodologies.Prior Design or Verification experience of Coherent high-speed interconnects.Knowledge of industry standard interconnect protocols like PCIE, CXL, CHI will be useful.Strong background developing TB's from scratch using SV and UVM methodology is desired.C++ programming language experience, scripting ability and an expertise in System Verilog.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Strong debugging and analytical skills.Experienced communication and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/ASIC-Verification-Engineer--Coherent-High-Speed-Interconnect_JR1965194,"In this position, you will be responsible for verification of high-speed coherent interconnect design, architecture, golden models, and micro-architecture using sophisticated verification methodologies.As a member of our verification team, you'll understand the design & implementation, define the verification scope, develop the verification infrastructure (Testbenches, BFMs, Checkers, Monitors), complete test/coverage plans, and verify the correctness of the design. This role will collaborate with architects, designers, emulation, and silicon verification teams to accomplish your tasks. To learn more about NVIDIA's ultra-fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/"
72,Nvidia,Senior ASIC Verification Engineer,"You have a Bachelors or Masters Degree in Electrical Engineering or Computer Science or Computer Engineering or equivalent experience5+ years of relevant work or research experienceStrong history of working on verification methodology, creating reusable verification componentsKnowledgeable in verification using random stimulus along with functional coverage and assertion-based verification methodologiesFluency in Object Oriented Programming with C++ and/or SystemVerilogExposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB), and methodologies (UVM or equivalent)Your work displays a passion for debugging and strong problem solving skillsStrong communication skills are requiredPrior verification experience related to high speed IO protocols, or memory coherence is a big plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-ASIC-Verification-Engineer_JR1965241,"As a Senior Verification Engineer at NVIDIA, you will be responsible for verifying the design, architecture and micro-architecture using advanced verification methodologiesDefine the verification scope, and contribute to the development of the verification infrastructure for memory subsystem unitsCollaborate with architects, designers, software engineers across sites to accomplish your goals"
73,Nvidia,Verification Engineer - ASIC,"BS/MS or equivalent experience.2+ years of design experience.Experience in ASIC verification of complex design units for at least one or two projects.Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired.Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory.Working knowledge of DRAM specifications like HBM and LPDDRx memory standards.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a part of a team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer---ASIC_JR1965116,Own ASIC verification of IP/Cluster for complicated designs in RTL.Work with HW architects and designers to make the right implementation choices.Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.Work with the specifications and ensure functional and code coverage of all the RTL which you will verify.Partner with and enable FPGA and S/W teams to ensure that S/W is tested.Be involved with post-silicon verification and debug.
74,Nvidia,Senior Software Engineer,"Specialists or Masters degree in Computer science or other technical fieldGolang excellent knowledge and practical experienceDeep understanding of MSA (patterns and anti-patterns)Knowledge of algorithms and data structuresUnderstanding of gnu/linuxIntermediate English is a requirementNoSQL database experienceMongoDB experienceCassandra experienceExperience with HTTP restful servicesPractice with ElasticsearchKnowledge of Golang, cross-platform developmentKnowledge of Perl and pythonUnderstanding of networking (sockets, TCP/IP, RTT, routing)Experience with multi-threaded programming and lock-free data structuresUnderstanding of machine learning technologies",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Yerevan/Senior-Software-Engineer_JR1962769-1,Design and develop various services for testing automation infrastructureMigrate or rewrite existing services to a new architectureImprove security and performance of the testing automation infrastructureCollaborate with all parts of NVIDIA to gather requirements and provide support for solutions implementedDocument solutions and designs implemented
75,Nvidia,Collection Specialist,"Bachelor’s Degree in economics/ accounting/business management or equivalent experience. 2+ year of experience with commercial collections Excellent verbal and written communication Work as a team member - Strict attention to details - Promptness and accountabilityService orientedEnglish – fluent.Computer and information systems skills.Proficiency with the MS Office Suite (Excel, Word, Outlook etc.)Experience in SAPExperience as collector for the past few years in a global company",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Collection-Specialist_JR1964576-1,Manage full cycle of accounts receivableautomated and manual invoicing processreconciliation of customers’ balancescollecting payments and posting to accounts.Contact delinquent account customers to collect past due balances.Liaise with sales and operations to monitor and manage financial aspects of shipments and deliveries.
76,Nvidia,Senior DPU Application Engineer,"B.Sc. in Electrical Engineering or Computer Science degree.8+ years’ experience with Data center products HW/FW development.Software or firmware actual development experience.Networking experience (NIC and Switch) and familiarity with the Ethernet protocol.Familiar with server topology, BMC interfaces, security aspectsHigh level English communication and customer facing presentation skills.Strong interpersonal skills and an ability to work directly with customers.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-DPU-Application-Engineer_JR1965098,Support the largest cloud providers worldwide adopting our latest DPU technologySupport new supercomputer technologies and data centers.Gain our customers’ trust and understand their needs.Participate in product definitions and provide powerful collaterals to our customers.Work closely with various R&D teams and develop features for our customers.Solve complex issues while leading task force for highly visible customer issues.Provide constructive feedback to engineering regarding products’ requirements.
78,Nvidia,Infrastructure Tools Architect – Hardware,"Bachelors or Masters in Computer Science or Computer Engineering or equivalent experience.Proficient with working at the Linux environmentStrong scripting skills desired (Perl/Python)Experience with Web Development – HTML/JS/RESTStrong object-oriented programming skillsExperience with common data science toolkits, such as pandas, NumPy, etc.Experience with algorithms, data structures, complexity analysis and software design.Background with systems-level performance modeling, profiling, and analysisExcellent planning and communication skillsFlexibility/adaptability for working in a dynamic environment with different frameworks and requirements; ability to conceptualize ideas and take them to implementation. Experience with chip/hardware design workflows particularly chip verificationA real passion for improving the productivity and effectiveness of other engineersExperience developing and deploying automated testing infrastructure",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Infrastructure-Tools-Architect---Hardware_JR1965003,"As a member of the team, you will play a critical part in every stage of development of new hardware chip development toolsResponsible for developing visual debug environments for extremely parallel multiprocessor tests. Architect, Develop and Maintain various flows and tools for hardware testplan development, verification infrastructure, regression dashboards etc.Analyze Performance bottlenecks, Improve data analytics and visualizations at day to day workflowsIn this role, you will learn and greatly improve the daily workflows of the world's top chip designers and verification engineers."
79,Nvidia,Senior FPGA Prototyping Engineer - Hardware,"BS (or equivalent experience) in Electrical Engineering, Computer Engineering, or related fields with 5+years, or MS with 3+ years of proven experience in FPGA prototypingGood understanding of FPGA prototyping architecture, devices, flows and toolsExperience in backend flows of FPGA Prototyping - Synthesis, P&R and Timing closure, with emphasis on Synopsys Protocompiler or Synplify Premier and Xilinx VivadoExposure to ASIC design and verification tools (VCS or equivalent, Verdi, GDB).Knowledge of Verilog, System Verilog and digital design conceptsGood debugging and problem solving skills.Hands on experience with lab FPGA debug methodologies, tools (Identify or ChipScope), and lab debug equipment (oscilloscopes, logic analyzers).Scripting knowledge (Perl/shell/Tcl) is desired.Good documentation, communication and interpersonal skills.Experience in system/SOC/Full chip level verification desirable.Prior experience with hardware emulation or prototyping (Synopsys HAPS, Zebu, Cadence Protium, Palladium, Mentor Veloce) of a high-performance processor or SOC is a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-FPGA-Prototyping-Engineer---Hardware_JR1965162,"Build FPGA prototypes by making RTL FPGA-friendly, partitioning the design and taking it through synthesis and place and route.Improve performance of the prototype, analyze timing and generate bit streams.Bring up the design on FPGA prototyping platforms and indulge in problem solving.Release the prototype to the customers and support them when they face problems.You are expected to understand the design and implementation, define the configurations, develop/modify the bringup and testing infrastructure and verify the correctness of the design.Good coordination with architects, designers, verification engineers, and SW teams will be needed to accomplish your tasks."
80,Nvidia,Silicon and Board Test Engineer,"Diploma in electronics2+ years of experience in system testing Experience in silicon testing environment is preferred.You should be proficient in setting up hardware and platforms, perform HW/SW configurations and execute test casesStrong familiarity in executing tests under Linux environment. Must be able to do prelim debug analysisFamiliarity with Basic debug using tools like WinDBG, ADB etcStrong understanding of PC system components and various buses and interconnects, PCB components.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Silicon-and-Board-Test-Engineer_JR1964983,"As part of system validating team, you will be running various test cases on engineering systems that involve stress testing, functional testing, environmental testing which involves Windows, Linux and Android based stress testsCollect data from large number of systems, identify failures, classify failures based on symptoms and first level of debug.Preparing and filing test reports, bugs Assembly and testing of complex systems for stability Understand and execute PVT chip qual, test scripts, perform necessary hardware/software modifications on the same.Run functional tests for GPU and SoC interfaces like PCIe, USB, eMMC, DP, HDMI, GPU and SoC bringup : Run chip screening, fusing, power rail checkouts, IO peripherals checkout"
81,Nvidia,"Senior HPC Engineer, Professional Services","3+ years providing in-depth support and deployment services, solving problems for hardware and software products.Knowledge and experience with Linux System Administration, process management, package management, task scheduling, kernel management, boot procedures/troubleshooting, performance reporting/optimization/logging, network-routing/advanced networking (tuning and monitoring).Cluster management technologies.Scripting proficiency.Good interpersonal skills with the ability to maintain and deliver resolutions for customer blocking issues as they arise.Superb communication and presentation/oral skills.Excellent verbal and written English skills.Strong organizational skills and ability to prioritize/multi-task easily with limited supervision.Minimum of a four-year degree from an accredited university or college or equivalent experience in Computer Science, or Electrical or Computer Engineering.Industry-standard Linux certifications.Experience with Schedulers such as SLURM, LSF, UGE, etc..",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-MD-Remote/Senior-HPC-Engineer--Professional-Services_JR1964962,"Primary responsibilities will include deploying, managing and maintaining AI/HPC infrastructure in Linux-based environments for new and existing customers.Be the domain expert with customers during planning calls through implementation.Handover-related documentation and perform knowledge transfers required to support customers as they begin rolling out some of the most sophisticated systems in the world!Provide feedback into internal teams such as opening bugs, documenting workarounds, and suggesting improvements."
82,Nvidia,Senior Firmware Engineer,"Bachelors or Masters in Computer Science, Computer Engineering, Electrical Engineering or closely related degree or equivalent experience.At least 4+ years of proven experienceProven software engineering background with experience in embedded software developmentProficiency in C/C++Understanding of the software development life-cycle, from requirements to testing closure and maintenanceFamiliarity with computer system architecture, microprocessors, and microcontroller fundamentals (caches, buses, DMA, etc).Excellent interpersonal skills and ability to collaborate with on-site and remote teamsStrong debugging and analytical skills Familiarity with general HW conceptsExperience with functional safetyBackground with security risk analysis",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Firmware-Engineer_JR1965081,"Support development of (bare metal) firmware run on embedded microcontrollers within NVIDIA GPUs.Collaborate with the hardware and software teams to architect new features and guide future development.Optimize software to improve system adaptability, performance and security.Participate in testing new and existing firmware.Perform system bring-up, debug, and validation.Ensure compliance to functional safety standards (ISO 26262 and ASPICE). This includes defining requirements, architecture and design with end-to-end traceability, performing safety analyses - FMEA/DFA/FTA and ensuring code compliance to MISRA and Cert-C standards. "
83,Nvidia,"Senior Solutions Architect, CRISP System","B.S./M.S./Ph.D of Computer Science or equivalent engineering degree.Good English communication skill.Minimum 5+ years software development or support experience in Networking.Master C or C++, and script language.Understanding on one of Cloud technologies of Virtualization, Bare Metal, Container.Familiar with at least one domain of DPDK/RDMA application, virtual switch, gateway, security or storage.Experience in building infrastructure for AI or HPC, and running relevant benchmark.Hands-on ability is mandatory.Committed, independent, result-oriented.Performance tuning methodology is an advantage.DPU or GPU knowledge is an advantage.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Beijing/Senior-Solutions-Architect--CRISP-System_JR1964939,"Work with Sales and BD team to introduce NVIDIA technologies into assigned accounts and grow the business accordingly.Owner to bridge between customers and R&D, and ensure roadmap of each other is aligned.Illustrate architectures, features and solutions in details by presentation.Debugging, tuning, testing during qualification, POC, integration and pilot.Build good relationship with all levels of customers and become a trusted advisor.Discover opportunities and guide customers to suitable solution.Share knowledge across teams."
84,Nvidia,Senior Network Modeling Architect,"BSc/MSc/PhDs in Electrical Engineering, Computer Science (or similar), or equivalent experience.Experience in developing simulation models.5+ years of relevant practical experience.Strong programming and software development skills in C++ and Python.Excellent verbal and written communication skills.Proven track record of building consensus within a large organization and lead technical activities.Experience with distributed AI training frameworks, or collective communication libraries.Experience with Ethernet/IB technologies.Demonstrated ability to innovate and lead new technologies leading to product impact.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Senior-Network-Modeling-Architect_JR1964944,"Analyze the performance of important workloads, tune our current products and propose improvements for future ones.Use our network simulation environment to implement and test innovative network technologies.Be part of the ongoing development of our network simulator."
85,Nvidia,Senior Malware Anti-Cheat Research Architect,"MS or PhD in Electrical Engineering, Computer Science, Computer Engineering, or equivalent experience.5+ years of relevant experience.Solid understanding of malware analysis, reverse engineering, and virtual machine introspection.Working Knowledge in game security and deep understanding of games hacks and cheats, with the ability to develop the suitable countermeasures.Deep understanding of security by design fundamentals.Sound knowledge of operating system architecture and internals, specifically Linux and Windows internals.Hands-on skills with various programming languages including C, C++, and Python.Advanced problem-solving skills to identify and solve sophisticated security issues.Ability to independently pursue new insights and innovations.The ability to work in a dynamic customer focused team is required and strong interpersonal skills and a real passion for working as a team are essential.Experience in malware analysis, memory forensics, anit-cheats for gaming and reverse engineering.Background with online gaming, different types of game cheats, and game protection technologies.Familiarity with x86 and ARM or RISC_V architecture and related security fundamentals.Experience with open-source memory forensics frameworks, such as Volatility and Rekall and known Game cheats.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv-Yafo/Senior-Malware-Anti-Cheat-Research-Architect_JR1964987,"Be a security engineer/researcher specializing in intrusion detection, reverse engineering, or malware analysis.Research, design, develop, and implement new security solutions for cloud environment. The ideal candidate will be able to conduct and lead their own research.Research and develop innovative approaches for memory analysis, binary analysis, malware analysis, memory introspection, and intrusion detection in cloud platforms and cloud gaming services.Provide direction and advice on emerging threats, vulnerabilities, game cheats, and security practices that may have an impact on the definition of new innovative solutions.Cooperate with customers and partners to identify the security challenges, and craft a security sound solution which can serve long-term and short-term business goals."
86,Nvidia,"Senior Backend Engineer, Microservice - Infrastructure","Specialists or Masters degree, or equivalent experience in Computer science or other technical fields. 3+ years of professional experience building large-scale backend systems.Knowledge of web API building principles (REST, gRPC, caching techniques).Excellent skills at developing and debugging in Go.Knowledge of distributed messaging systems and tools to work with them.Experience with relational databases and non-relational storages, familiarity with Linux.Good written and spoken English.Experience with perl, C#, C++, or Java is a plus.Experience in designing distributed backend systems.Good interpersonal skills, ability, and willingness to discuss and find solutions with different teams.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Yerevan/Senior-Backend-Engineer--Microservice---Infrastructure_JR1964743-1,"Design and develop various services for automation infrastructure.Refactor existing services and migrate to microservice architecture.Elevate security, improve performance and reliability of the services.Collaborate with all parts of NVIDIA to collect feedback and provide ongoing support.Document solutions and designs implemented."
87,Nvidia,Senior CPU Logic Design Engineer,"A Bachelor’s Degree in Electrical Engineering, Computer Engineering or Computer Science, or equivalent experience.5+ years of experience in processor or other related high performance semiconductor designs.Hardware description language expertise requiredStrong communication and interpersonal skills are required along with the work in a dynamic, global team.A strong background in computer architecture is highly desirable.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-CPU-Logic-Design-Engineer_JR1963228-1,"As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip. Day to day tasks include:Understand and take a significant part of uArch definitionsWriting readable high quality, high performance and low power RTLCollaborate with our verification team to verify the correctness of your unit and drive to high qualityWork with implementation to achieve your timing, area, performance, and power goals."
88,Nvidia,DFT Engineer - Hardware,"Btech/BE/BS or Mtech/ME/MS in EE/ECE or equivalent experienceSolid Analytical and Problem Solving skills.Good understanding and Exposure to Logic design, Architecture & VerificationStrong Coding skills in industry standard scripting languages.1-3 yrs of experience in Industry-standard verification flows like constrained random testing, UVM, coverage metrics, profiling tools, X prop, etc. will be plus.Outstanding written and oral communication skills with the curiosity to learn.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/DFT-Engineer---Hardware_JR1961351,"POR to Post Silicon Testing of DFX features for high speed IOs. This includes crafting of test features crucial for manufacturing testability of HighSpeed IOs. Architect, Design & Validate these test features with a robust & scalable testplan development at unit-level and SOC/Full Chip level using verification methodologies like UVM and NVIDIA Internal tools. Pre-Silicon Simulation and Debug of Test functionality using standard Industry tools and sign off on Test coverage for various products using standard coverage metrics.Ability to work on automation, flow development & improvement, coverage metrics, test execution, bug identification/fix and IO-test productization.Solve complex Test problems in the mixed-signal world and develop a scalable test solution that works across platforms.Work with powerful Industry-standard tools for Design and verification methodologies. This includes SV, UVM, Perl, Python and NVIDIA custom tools/flows.Partnering closely with our IP teams for design/verification of IOBIST test-logic, Collaborating with Mixed Signal Circuit design teams to understand the analog design components in an IO cell. Collaborate with other DFX teams, coordinate with Post Silicon Test Engineering and Production Engineering teams for productizing quality test at efficient test cost."
89,Nvidia,CPU Verification Engineer,"A Bachelor’s Degree in Electrical Engineering, Computer Engineering or Computer Science, or equivalent experience.3+ years of experience in processor or other related high performance semiconductor designs.Familiar with the different verification tools and methodologies.Strong communication and interpersonal skills are required along with the work in a dynamic, global team.A strong background in computer architecture is highly desirable.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/CPU-Verification-Engineer_JR1964723,"As a member of our core CPU team, you'll own and be responsible for the verification of different parts in the CPU.Work closely with logic design and micro-architecture: understand and take part of uArch definitions.Writing test plans, test environment, and tests to ensure high quality product.Find bugs, debug, and define fix options."
90,Nvidia,Segment Sales Manager - GeForce,"8+ years of related experience (on either Product Management, Sales, RD, Marketing) in the graphic or semiconductor industry.BSEE or related degree.Hand on experience on DT GPU Product Management, Sales, Engineering and Marketing.Gamer background.Ability on PC Platform setup and traveling for demo/tests.Execute cross-segment performance tests smartly.Includes pre-sales activities towards design wins, and post-sales account maintenance.Strong organizational skills, keen attention to detail and strong work ethic.Excellent English skills requiredAccounts management or Field/RD Engineer or Media Editor experienceRapid team communications, on-time task delivery to management.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Segment-Sales-Manager---GeForce_JR1964839,"Know consumer graphic markets, includes and but not limited to GPUs, CPUs, Games, Studio Titles, even AI software, ROAP Countries Economics, Ecosystem Partner management etc.Approach/design methodologies to learn the ground truth, include hosting Performance tests, tracking Pricing & sales Qty changes, of what is not clear yet. Know how to proceed with engineering issues/opportunities.Translate the ground truth to a simple language, use it to communicate with ROAP sales/marketing/AIC offices/Gamers/Community PIC. Create handy materials, such as Sales/Marketing Deck/Charts/Demos, communicates with HQ team for those new materials prior to use them.Detect and report dynamic market opportunities/threats to team, proactively and sometimes individually test/find solutions and influence team for actions.Develop the strategic network and strong relationship with ecosystem partners, includes APAC regional customers & key manufactures & channels & media, to ensure a seamless product position management.Fully responsible for managing the sales activities, to achieve forecasted sales according to NVIDIA business objective and sales plan. This is a knowledgeable sales work, thread sales/marketing/engineering topics/issues/solutions together."
91,Nvidia,HR Business Partner,"Master's Degree or equivalent experience in Human Resources Management or related field or business preferredA combination of HR experience in the following areas: organizational design, change management, building management bench strength, performance management, diversity and inclusion, compensation and rewards, recognition programs, culture champion, employee engagement, coaching and development, talent management, conflict resolution, talent acquisition, data analysis, and employee relationsStrong business insight with a keen aptitude to quickly assimilate new informationDemonstrate ability to establish trust, fairness and credibility with employees, managers and other partners in a multicultural environmentSolid team player and ability to function in a matrixed co-leadership environmentExcellent consulting and conflict management skillsExperience working with senior management in an “influence-without-authority” role. Can confidently express your opinion, based on thoughtful data and analysisAbility to confidently express an opinion with thoughtful data and analysis that help make business decisionsExperience handling cross-functional projects and initiativesSelf-starter with strong results-orientation and strong communication and presentation skillsFluency in MS Word, Excel and PowerPoint and HR systems (preferably Workday)Sound judgement in handling confidential or sensitive informationStrong attention to detail and on-time completion of deliverablesExcellent interpersonal skills, including both written and verbal communicationsCreativity, initiative, and a positive approach to solving business issuesConsistent track record of reliability and willingness to focus and commitDrive for excellence and continuous improvement",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/HR-Business-Partner_JR1943160,"Work with assigned BU and senior management teams to understand business strategies, diagnose current organization performance, and develop/implement plans to build needed organization capabilities and support bold growth.Partner with the business on organizational design, talent management and building management bench strengthLeading end to end OD & Learning initiative and programs from gap analysis to best practices solutionsServe as an advisor and coach to managers and employees on a variety of people issuesReview and analyze business metrics including data on retention and employee experience to recommend systemic improvementsPartner with the business to lead annual review processes which focus on performance management and talent developmentProvide compensation support including salary planning, approval of salary actions, promotions and job re-levelingParticipate in BU leadership team meetings and contribute as a business leaderBe a key member of the HRBP team helping to develop world-class HR capabilitiesWork with line managers and employees to address various employee issues, fairly representing all interestsWork with business groups to assess, create and implement innovative solutions for a variety of employee engagement initiatives within the client groupDrive teamwork within Global HR to provide excellent HR service delivery"
92,Nvidia,Senior IP Security Engineer,"Strong leadership and interpersonal skillsBackground with security tools and auditingExperience with a variety of programming languagesBackground with system administration of Linux servers (CentOS/RHEL and Ubuntu preferred)Bachelors, Masters or equivalent experience5+ years of experienceBackground with CIS18 guidelinesPrior experience working with export controlled dataExperience with credential management tools (Hashivault)Understanding of configuration management standard methodologiesStrong software engineering skills with Python and/or JavascriptExperience with container technologies like Docker or SingularityExperience with networking ACLs / firewall rules",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-IP-Security-Architect_JR1963606,"Strong leadership and interpersonal skillsBackground with security tools and auditingExperience with a variety of programming languagesBackground with system administration of Linux servers (CentOS/RHEL and Ubuntu preferred)Bachelors, Masters or equivalent experience5+ years of experience"
93,Nvidia,Senior Software Engineer - Server Manageability,"Domain expertise in BMC Firmware development on X86 or ARM Platforms including BMC-BIOS communication, thermal management, power management, firmware update, device monitoring, firmware security, etc.Solid experience of end-to-end delivery of high-end enterprise servers from definition to customer deployment. Solid understanding of low level interfaces between SBIOS, BMC and OS like I2C/SPI/PCIe/JTAG etc. PCIe enumeration, IO at platform level for enterprise systems. Experience working closely with HW teams, ODMs and vendors to introduce and support server platforms. Experience with C/C++ development, bash/python for scripting, and debugging skills in embedded Linux operating environmentsYou should possess excellent written and oral communication skills, good work ethics, high sense of team-work, love to produce quality work and commitment to finish your tasks every single day. You are a self-starter who loves to find creative solutions to exciting problemsMaster’s Degree, or a PhD; in Electrical Engineering or Computer Science, and 8 years of experience, with demonstrated strong ability as individual contributor Contributor to industry standards like Open Compute, IPMI, DMTF Standards, and open sourceProven record in delivering BMC or equivalent manageability stack for enterprise servers with AMI SPX firmware stack. ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Software-Engineer---Server-Manageability_JR1964755,"Design, Implement and deliver innovations for managing GPU based AI servers with focus on OOB management, firmware development, server architecture and building systems for enterprise.Design solutions for errors, stats & configuration appropriate to CPU, GPU, DIMM, SSDs, NICs/IB, PSU, BMC, FPGA, CPLD etc. for enterprise readiness of NVIDIA Server platformDesigning and developing performance optimized active monitoring BMC solutions using DMTF Standards including MCTP, Redfish, SPDM and PLDM specificationsInstrumenting code to ensure maximum code coverage, writing and automating unit tests for each implemented module and maintain detailed unit test case reportsProviding software quality reports based on static analysis, code coverage, CPU load. Working with security team to ensure developed code is in line with product security goals. Working closely with hardware teams to influence hardware design and review HW architecture & schematics.Drive definition and end to end delivery of all platforms by collaborating with internal teams, ODMs/OEMs and industry partners for AI servers.Work on new server platform enablement, platform bringup and feature development throughout EVT/DVT/PVT phases along with NVIDIA ODM partners. Work on enabling NVIDIA OEM Partners on NVIDIA HXG baseboard management on the OEM Off-the-Shelf server platforms. Working with QA/Test architects to come up with proper test tools and automation for qualifying the whole system software and firmware stack.Chip into all phases of product development, from product definition and architecture and design, through implementation, debugging, testing and early customer support."
94,Nvidia,"Manager, Packaging Development","B.S. degree, or equivalent experience in packaging engineering, mechanical, or industrial design, or business of art10 or more years of experience in leading/managing packaging design and manufacturing activities, proven track record of leading impactful teams and growing leaders, 5 years of management experienceHighly motivated, creative, proactive, and adaptable with excellent problem solving and critical thinking skills, ability to think outside of box, win-win, leverage and scalability, meeting deadlines and milestones, priority management skills across multiple tasksPositive interpersonal communication skills, ability to lead multi-functional effortsDeep understanding of hardware architecture, manufacturing process flow, good manufacturing practice and how to build successful products in large-scale environments.Global awareness of the relevant packaging industry manufacturing limitations, the industry partners and competitors, expertise in commonly used packaging manufacturing technologies, and product reliability and ID impactsDetail oriented and comfortable multitasking in a dynamic environment with shifting priorities and changing requirements, excellent project management skills and solid ability to prioritize, ability to work efficiently in a fast-paced environment and balance multiple projectsWorking knowledge of modern packaging design tools preferably Creo or Solidworks, proficient with commonly used testing, inspection method and instrumentTeam oriented with a ""can do"" attitude, highly enthusiastic in solving multi-disciplinary challengesExperience in both hands-on packaging design and manufacturingAn eye for attention to detail but a focus on empowering the teamBe able to focus on the essential issues and simplify complexityExcellent interpersonal skills to collaborate with cross-cultural and cross-functional teamsAbility to take practical steps towards a vision",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Manager--Packaging-Development_JR1964116-1,"Implement NVIDIA packaging strategy, contribute to the broader vision and translate it into meaningful bits for your organizationManage a team of experienced engineers and mentor new engineers in a dynamic technology driven environment, lead the team providing technical guidance and career mentorshipVirtually or directly lead team globally to deliver reliable and creative packaging materials, product release. Foster innovation, trust and excellence within your organizationPartner with cross functional teams and suppliers, CMs to develop packaging solutions to support NVIDIA innovation. Build positive relationship with leaders inside and outside the core product team to efficiently manage the product packaging needsProvide feasibility analysis, present options and ensure the products meet the optimal balance of performance, quality, scalability, re-use, reliability, cost and time-to-marketLook for continuous improvements to workflows and development methodologies"
95,Nvidia,CAD Engineer,"B.S. (or equivalent experience) in Electrical Engineering with 2-5 years of experience or M.S. in Electrical Engineering with 1-3 years of experienceA basic understanding of mosfet device behavior, CMOS layout, and VLSI design.Excellent programming skills; experience with perl, Cadence SKILL, C++, tcl.Great interpersonal skillsPassionate about providing excellent support for end-users.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/CAD-Engineer_JR1962906,"Install, configure, and support foundry techfiles.Perform expert debug of design errors to direct expeditious resolution: explaining user errors to designers; explaining techfile errors to the foundry support team, and explaining tool errors to EDA partners.Custom edit foundry techfiles to define and implement Nvidia design methodologies.We use a variety of standard off-the-shelf EDA tools at NVIDIA. You would be responsible for supporting and maintaining CAD tools used by IC designers including Virtuoso, IC-Manage, DRC/LVS verification tools, extractions, and spice simulation tools.Work with CAD tool vendors to identify and resolve bugs, improve tool usability, and evaluate new tools and features.Develop infrastructure to support design work in new process technologies.Write scripts using perl, Cadence SKILL, and C++."
96,Nvidia,Senior Verification Engineer,"BSEE (or equivalent experience) with 5+ or MSEE with 3+ years of experience in design verification or related domainsExpertise in System Verilog and verification methodologies like SVTB/UVM.Expertise in prototyping, verification and debug tools (Emulation, FPGA, VCS, Debussy, Formality, PrimeTime etc).Good exposure to ASIC design methodologies: RTL design, clocking, timing and low-power architectures.Strong programming/scripting skills in C++, Perl, Python or TclExcellent written and oral communication skillsStrong analytical skillsStrong experience in both RTL and Gates Verification domainsKnowledge in Formal verification methodologies and tools for IP and SoC level verificationHands-on experience in post silicon debug on ATE and/or system labs.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-NC-Durham/Senior-Verification-Engineer_JR1962673,"Build ""state of the art"" verification test benches and methodologies to verify DFT features in complex IP's/Sub-systems/SOC's.Develop and own verification environment using SVTB/UVM.Build reusable bus functional models, monitors, checkers and scoreboards.Own functional coverage driven verification closure and own design verification sign-offs at multiple levels.Interact closely with multi-functional teams like chip architecture, ASIC design, functional verification, and post silicon teams.Strive to improve the quality of DFT methods"
97,Nvidia,Senior DFT Engineer,"MSEE or equivalent experience3+ years of experience in DFT or related domainsYou will have a solid knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulationPossess excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor toolsHave good exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offsExperience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program developmentStrong programming and scripting skills in Perl, Python or Tcl desiredExceptional written and oral and interpersonal skills with the curiosity to work on rare challengesDeep understanding of technology and passionate about what you doStrong collaborative and interpersonal skills, specifically a proven ability to effectively guide and influence within a dynamic matrix environment",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-DFT-Engineer_JR1961425,"As a member in our team, you will work with multi-functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression.You will help develop and deploy DFT methodologies for our next generation products."
98,Nvidia,"Solution Architect, Quantum Computing","Master or Ph.D. degree in Physics, Mathematics, Computer Science, Electrical or Computer Engineering or equivalent experience (Ph.D. preferred)Background in fault-tolerant quantum computing, quantum algorithms, quantum error correction, and/or benchmarking of quantum systems3+ years of related experienceExperience with Python, C/C++, or similar languagesProven ability to engage and collaborate across organizationsBackground in Quantum ComputingExperience with CUDA and GPU ComputingHave lots of experience working with the academia and good publication index",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Solution-Architect--Quantum-Computing_JR1963212-1,"Supporting Higher Education and Research customers and driving research/influencing/new business in those customers and academic collaborations.Co-work with professors/researchers on their GPU computing research works and assisting customer in building innovative solutions.Closely follow academic researchers and developments integrating NVIDIA technology into Quantum Computing, AI and HPC architectures for sophisticated applications.We make heavy use of conferencing tools, but some travel is required for this role. You are empowered to find the best way to get your job done and do what it takes to make our customers successful."
99,Nvidia,"Senior Account Manager, Cloud Service Provider – Networking","Bachelor’s degree or higher in related field (or equivalent experience).6+ years of Technical Sales or Product Management with focus on Data Center Networking for CSPsAn understanding of the business and technology landscape of CSP Data Center NetworkingExperience building relationships and selling solutions to senior executives at named accounts.Track record of successfully growing revenue for new innovative technology based solutions.Proven ability to provide thought leadership, think strategically and effectively communicate vision (both written and verbal) and influence cross-functionally.A real passion for getting things done in a dynamic sales and technology environment.Excellent communication skills and ability to persuade -- using simple communications that convey sophisticated concepts in a compelling, concise, and creative way.Strong technical background with specific focus on modern Data Center Networking.Track record of successfully growing revenue for new innovative technology-based solutions.Proven ability to build and lead in a matrix-managed team culture.Experience selling to Microsoft.An MBA or graduate degree.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-WA-Redmond/Senior-Account-Manager--Cloud-Service-Provider---Networking_JR1964760,"Working with leading CSP to grow deployment of NVIDIA networking solutionsDefine and drive the discussions, strategy and tactics for achieving revenue growthPartner and collaborate with technical teams on roadmap updates, new designs, competitionRepresenting the customer’s strategy & needs to internal stakeholders and vice versaDelivering a concise state of the business at any given time"
100,Nvidia,"Product Evangelist Engineer, Medical Instruments","MS or PhD in Engineering, Physics, Computer Science or related discipline (or equivalent experience).5+ years of work-related experience in scientific research, embedded hardware/software development, with knowledge of parallel computing using GPUs.Domain expertise in healthcare and understanding of medical device hardware and software in a regulated industry.Experience working with state of the art application deployment practices including but not limited to Docker/Containers and Kubernetes.Experience with modern Deep Learning software architecture and frameworks. Embedded C/C++ and Python programming skills.Strong written and oral communication skills with the ability to effectively collaborate with management and engineering.Experience in the healthcare industry or with customers/partners in healthcare.Strong time-management and organization skills for coordinating multiple initiatives, priorities and implementations of new technology and products into very complex projects.Expert analytical and problem-solving skills.Experience with parallel programming and design practices using GPUs.A keen sense for product and innate ability to translate product value propositions to compelling demonstrationsCUDA programming and optimization experience.Experience with Clara and NVIDIA SDKs.Background with medical imaging domain open source frameworks such as MONAI.Experience with NVIDIA Jetson products, embedded platforms, and NVIDIA Networking products.Deep Neural Network research and development experience.Published record of thought leadership in a technical area or industry segment.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Product-Evangelist-Engineer--Medical-Instruments_JR1964622,"Document what you know and guide others. This can vary from building targeted training for partners, Solutions Architects and other internal stakeholders, to writing whitepapers, blogs, and wiki articles, to simply working through hard problems with a customer on a whiteboard.Collaborate with our engineering and development teams working on groundbreaking Clara and NVIDIA SDK technologies and drive our internal validation and benchmarking projects for our GPU accelerated healthcare and medical instrumentation workflows.Partner with our business / account team working with customers to develop a keen understanding of their goals, strategies, and technical needs as well as help to define and deliver high-value solutions meeting these needs.Be an industry leader with vision on integrating NVIDIA technology into AI, HPC, and embedded GPU architectures for advanced applications, such as medical imaging instruments, microscopy, genomics, drug discovery and AI-based analytics.Strategically partner with lighthouse customers and industry-specific solution partners targeting our computing platform.You will help channel customer usability feedback from the external community back to the internal teams to improve Clara and NVIDIA SDKs.We make heavy use of conferencing tools, but some travel is required for this role. Be empowered to find the best way to get your job done and do what it takes to make our internal partners and customers successful."
101,Nvidia,Field Application Engineer,"B.Sc. Electrical Engineering (or equivalent experience).Minimum of 5+ years of relevant experience.Knowledge and experience with High Speed Digital Board Design.Experience with schematics tools as Orcad, Layout viewer tools such as Allegro and PCB Browser.Background with processor boards, DDR RAM, Flash memories, SPI bus, etc.Knowledge and understanding of electro-magnetic waves theory and distributed systems.Knowledge and experience on Networking is preferred.High level English communication skills.Strong interpersonal skills and an ability to work directly with customers.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-VA-Remote/Field-Application-Engineer_JR1964770,"You will be leading our customer engagements through all stages of the product life cycle. You will work on projects utilizing the Mellanox Network ASIC family of devices. And NVIDIA GPU Modules. This includes initial definition and architecture, reviews (schematics, layout), mechanical/thermal aspects, signal integrity issues, bring-up phase and more.Drive sophisticated debugging engagements with customers. Assemble and lead engineering task forces. Develop debug strategies and lead them to execution. Manage communication to customers and NVIDIA Management.Provide constructive feedback to engineering and marketing regarding product requirements, customer experience, documentation and tools."
102,Nvidia,"Senior Manager, Software Testing","Bachelor's degree in Computer Science, Electrical Engineering or a related field.6+ years of managerial experience.Overall 8+ overall years of professional experienceExperienced in C++ and Python programming.Fast and self learner with outstanding technical skills.Knowledge of HW testing and production flow.Hands-on knowledge of Linux programming.Managed team leadersKnowledge with CI/CD & DevOps",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-Manager--Software-Testing_JR1964726,"Lead network and DPU adapters production test from DFT, to test design, test development, and integration until product maturity in the production line .Lead 4 team leaders for tests solution, innovations and framework to reduce test time and improve quality.Be part of the system product engineering test staff : lead discussions, provide feedbacks, drive for qualify and make a difference.Work in a Continuous Deployment environment – fast development/deployment cycles.Work with multiple SW and HW design team to develop stable production tests"
103,Nvidia,"Senior Developer Relations Manager, Strategic Researcher Engagement","M.S./Ph.D. in Computer Science, Information Technology, Engineering, Data Science, Computational Physics, Applied Mathematics, or equivalent experience. C/C++ and Python programming experience.Experience in conducting research in domains such as high-performance computing, computer vision, image analysis and processing, computer graphics, deep learning, simulations, computational physics, artificial intelligence, natural language processing, robotics, digital twins.Experience in High-Performance Computing (HPC), parallel programming, and GPU-accelerated computing. Experience in using deep learning frameworks such as Tensorflow, Pytorch, MXNet.Excellent written and verbal communication skills. Experience speaking publicly to technical and scientific audiences.Ability to work in a team environment and learn new technologies quickly.Ability to influence and work with an extraordinary product and engineering team.Existing relationships with a wide range of leading researchers and top research institutions.Experience working with NVIDIA SDKs.Working through product development and deployment using GPUs.MBA degree with focus on strategic management is a big plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Developer-Relations-Manager--Strategic-Researcher-Engagement_JR1963998,"Promote NVIDIA’s portfolio of SDKs and accelerating its adoption within the academic research community and develop a rich ecosystem of strategic research partners and help them achieve their goals through close and active collaboration.Work with NVIDIA product management and various engineering teams to define software and hardware components needed to complement technical solutions identified by the academic community.Serve as a spokesperson, representing NVIDIA in the local and global strategic events such as conferences, workshops, briefings, meetups, academic seminars.Collaborate with NVIDIA engineers, SDK product and framework teams, Deep Learning Institute (DLI), and NV Research to ensure developer enablement materials are best-in-class and fully aligned with technology roadmaps.Act as a technical authority on NVIDIA SDKs and frameworks for consultation and competitive analysis. Champion the use of NVIDIA technology stack among researchers in Taiwan.Participate and actively contribute to internal researcher engagement strategic management frameworks. Survey relevant research and business literature to identify emerging trends, notable innovations and opportunities to improve our products.Ensure a positive experience for external researchers and partners while working cross functionally within our organization."
104,Nvidia,"Global Head of Business Development, Healthcare and Life Sciences","Bachelor’s degree from a leading University or equivalent experience.15+ overall years of sales or business development experience in Biopharma technology with demonstrated ability running an overlay sales organization.Deep understanding of applications and workflows bringing to bear Machine Learning, Deep Learning and AI.Strong relationships with executives in the pharmaceutical and biotechnology ecosystem.Demonstrated experience with sell-to and sell-through the healthcare life science ecosystemPossess a global client contact base, deep domain expertise, and sales and buying practices.Shown success of building positive partnerships with large organizations.Consistent track record of sales execution overachievement.Confirmed ability to work effectively in highly matrixed organization.Experience with leading and closing sophisticated deal negotiations and alliances. Knowledge of enterprise computing software and services pricing strategies, channel economics, and hybrid computing platforms both on-prem and cloud offerings5+ years of experience leading & empowering a virtual team of sales managers (and help recruit the best talent).Relevant experience related to global partnerships and establishing joint sales models and metrics.Able to travel ~25%+.Master’s degree and/or MBA is desirable.Providing inspirational leadership and driving organization growth and change.Can present sophisticated marketing and technical content to customers.Concrete examples of influencing business practices and products to better align with customer needs.15+ years of experience in qualifying new customers to enable revenue opportunities, product alignment, and decisions.Proven ability to have a strong technical foundation to establish credibility with customers and/or internal partners.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Global-Head-of-Business-Development--Healthcare-and-Life-Sciences_JR1964522,"Design, build and execute the growth strategy within the healthcare and life sciences ecosystem. Collaborate with top leadership across the company to align and implement to the strategyCollaborate closely with product teams to develop and package healthcare specific solutions.Develop a successful partnership with the pharma, biotech and life science organizations outlining mutual performance objectives, targets, and breakthroughs associated with a successful relationship.Lead and support sales execution in partnership with our regional sales teams. Discover, develop and nurture key customers relationships/Light House Accounts.Engage, enable, and energize channel sales teams including global system integrators, public cloud service providers to deliver joint go-to-market initiatives in a win-win-win situationSupport sales critical issues, partner/channel conflicts and related business issues.Drive and track 4 quarters business on assigned responsibility."
105,Nvidia,Senior Mask Design Engineer - Hardware,"Have a BSEE or equivalent experience.Minimum of 7+ years industry experience in Mask and Layout Design.Deep understanding of analog circuit layout concepts in submicron CMOS technologies.You are an authority with Cadence custom circuit design tools - particularly virtuoso.Experience running and debugging with verification tools such as Dracula, Hercules, Calibre, and Primeyield.You are able to work effectively in a team, good interpersonal skills, enthusiasm and positive energy.You'll be proficient in scripting languages like perl, python, skill etc.Should have knowledge of DRC and LVS checking flows, ability to customize decks.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mask-Design-Engineer---Hardware_JR1964548,"Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in state-of-the-art sub-micron CMOS technologies using Cadence tools.You'll work cross functionally with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.Take part in floor planning, custom layout and verifying against design rules and schematics."
106,Nvidia,Senior Mixed Signal Design Engineer,"MS in Electrical Engineering or equivalent experience7+ years of design experience in CMOS analog / mixed-signal circuit DesignWorking knowledge of Cadence custom design tools, circuit simulator, timing analysis toolA team player with good communication skillsDemonstrated experience in designing and mentoring designersExtensive design experience in Tx, Rx, CDR, PLL for high speed IO interfacesIn-depth understanding of deep submicron CMOS process and related circuit design issuesExperience in silicon bring-up, debugging and use of lab instrumentation is requiredKnowledge in system level timing budget, signal integrity, and power integrity is a plusExperience in Verilog, Matlab, Primetime, Nanotime",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mixed-Signal-Design-Engineer_JR1963815,"Lead design and implementation of high speed interface circuitDesign projects include high speed transceivers and high frequency PLLsDesign, simulation, and verification of mixed-signal circuitsSupervise closely IC circuit/mask designers, provide floorplan and layout guidelinesSupport lab characterization of siliconSolve challenges of circuit design in deep submicron CMOSTake designs through implementation and productizationWork with cross functional teams"
107,Nvidia,"Director, Omniverse CSP Business Development","10+ years of work experience, driving product- and technology-oriented business development work with major technology companies and innovative start-ups.7+ years people management experience.5+ years of experience working with enterprise customers at a Cloud or SaaS provider.Bachelor's degree in Computer Science, an IT-related field, or equivalent experience.Demonstrable experience in technologies related to digital twin, metaverse, AI, advanced hardware, industrial domains, and next generation Internet technologies.Excellent consultative and interpersonal skills that have resulted in C-level and functional VP business relationships of impeccable trust, confidence and results.Shown ability to collaborate and influence cross-functional teams without formal authority with external partners and internal cross-functional teams at all levels.Operate with a leadership approach that is always looking for mutual success between NVIDIA and our partners.Experienced strategic problem solver, capable of articulating important considerations in foundational technical and business decisions.Experience structuring and negotiating complex agreements, including interpreting legal documents and working with attorneys to complete agreements.Demonstrable experience in immersive 3D, digital twins, metaverse, synthetic data generation, XR.MBA or Master’s degree in technology field.5+ years of experience in a Product or Technical Program Management role.Mandarin language skills are a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Director--Omniverse-CSP-Business-Development_JR1964054,"Engage with CSP partners to develop customer-focused strategies & prioritized plans for Omniverse Cloud workloads and use cases using NVIDIA’s full stack and partners’ technologies and services.Develop a plan for sales and CSP partner readiness to drive Omniverse Cloud revenue growth through enterprise customer adoption.Understand technical & business requirements of enterprise customers and work closely with partners and internal development teams to guide the direction of Omniverse Cloud product offerings.Implement the strategic business plan while working with key internal stakeholders, including engineering and product management, sales, solutions architects, industry business development, and ecosystem teams.Partner with CSPs to create & articulate compelling value propositions for enterprise customers around Omniverse Cloud offerings.Review opportunity pipeline with CSP partners to track execution and results of co-sell activities."
108,Nvidia,Omniverse Cloud Solutions Business Development Lead,"10+ years of work experience, including 5+ years driving product- and technology business development work with major technology companies and innovative start-ups.5+ years of work experience in a customer-facing, technical role working to bring/implement solutions to the cloud including end-to-end cloud native workflows.Master’s degree in Engineering, Science, or another technical field.Proven success in building and managing end-to-end partner solutions including business case, solution definition, value proposition, sales enablement, and joint marketing.Excellent consultative and interpersonal skills that have resulted in C-level and functional VP business relationships of impeccable trust, confidence and results.Shown ability to collaborate and influence cross-functional teams without formal authority with external partners and internal cross-functional teams at all levels.Operate with a leadership approach that is always looking for mutual success between NVIDIA and our partners.Demonstrable experience in technologies related to digital twin, metaverse, AI, advanced hardware, industrial domains, and next generation Internet technologiesComfortable in a constantly evolving environment and takes a proactive, strategic approach to business development.Experienced strategic problem solver, capable of articulating considerations in foundational technical and business decisions.Experience structuring and negotiating complex agreements, including interpreting legal documents and working with attorneys to complete agreements.Experience in immersive 3D, digital twins, metaverse, SDR, XR.Previous experience as a hands-on Solutions Architect is desirableMandarin language skills are a plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Omniverse-Cloud-Solutions-Business-Development-Lead_JR1963999,"Work with Enterprise customers and internal technical teams to identify and prioritize target end-to-end Omniverse cloud solutionsCollaborate with CSP and GSI/SDP partners to develop cloud-native Omniverse solutions for enterprise customers of live digital twins, metaverse, AR/VR, synthetic data generationDrive execution to deliver on CSP partnership for Omniverse cloud solutions, collaborating with teams including: engineering and product management, sales leadership/team, solutions architects, industry business development and ecosystem teamsDevelop lighthouse accounts for Omniverse cloud-native workloadsRepresent the voice of enterprise customer, partners with insights to inform future product development and ideationPartner with Product to ensure core functionality and product availability to support market entry / customer acquisition strategiesApply thought leadership, tight cross-functional teamwork, team management skills, flawless execution, and significant expertise in operating with multinational, matrixed teamsDevelop and grow talent through effective mentoring, development, and inspiring"
109,Nvidia,Sales Operations Analyst,"8+ years of Sales Operations experience with Tier One OEMsBachelor's degree or equivalent experience.Strong revenue reporting and sales/financial analytical skills.Strong consultative and project management skills.Highly detailed oriented.Ability to maintain the confidentiality of critical information.Ability to work efficiently in a sophisticated high-tech environment.Knowledge of the Semiconductor industry and experience in supply chain management.High energy and positive problem-solving demeanor.Ability to multi-task and strong organization skills. Proactive, creative, flexible, and use good judgment to accomplish tasks on schedule with minimal direction and supervision.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Sales-Operation-Analyst_JR1964061-1,"Responsible for all aspects of strategy creation and implementation, forecasting, sales account management, training, and education to strategic customers.Partner with sales leaders to define, set up, and operationalize key processes, including Sales Forecasting, Sales Reporting, and Analytics, and Operations.Assist account management teams through full sales cycles with activities including the quote, special pricing, and deal tracking, rebate, EOL terms, and revenue management.Work with various NVIDIA internal partners (Operations, Finance, Credit, Sales Management, and Product Group) to drive continuity of supply and process improvement.Implement and help to standardize business reporting for strategic analysis and internal business review.Implement and maintain metrics of customer forecast and fulfillment including historical data analysis, waterfall analysis, trending analysis, etc.Participate in the development of regional Sales Operations processes to streamline workflows.Take the lead in performing daily sales administration and operations tasks including forecast management, customer demand fulfillment, leading customer level supply commitment, coordinating NPI, EOL, VMI hub supply, etc."
110,Nvidia,Senior Mask Design Engineer - Hardware,"Have a BSEE or equivalent experience.Minimum of 7+ years industry experience in Mask and Layout Design.Deep understanding of analog circuit layout concepts in submicron CMOS technologies.You are an authority with Cadence custom circuit design tools - particularly virtuoso.Experience running and debugging with verification tools such as Dracula, Hercules, Calibre, and Primeyield.You are able to work effectively in a team, good interpersonal skills, enthusiasm and positive energy.You'll be proficient in scripting languages like perl, python, skill etc.Should have knowledge of DRC and LVS checking flows, ability to customize decks.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mask-Design-Engineer---Hardware_JR1964071,"Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in state-of-the-art sub-micron CMOS technologies using Cadence tools.You'll work cross functionally with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.Take part in floor planning, custom layout and verifying against design rules and schematics."
111,Nvidia,Senior Photonic Device Designer,"MSEE (or equivalent experience)/PhD preferred2+ years of experience in silicon based opto-electronics technologies includingSilicon photonics device design, fabrication, and characterization. High-speed optical modulators, lasers and detectors Electrical and optical testing and statistical data analysis. Guided wave and free space optics including optical alignment and fiber-to-waveguide coupling.Lab experience with high-speed test equipment, such as AWG, DCA, VNA, BERT.The candidate must be highly experienced with simulation tools such as Ansys Lumerical, ZeMax, proficient in CAD tools such as Cadence, MATLAB, Python and Verilog-A scripting. Familiarity with modern CMOS fabrication processes and concept is strongly preferred. ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Photonic-Device-Designer_JR1964125,"Work on the development of novel integrated photonic devices for high-speed optical interconnect and sensing applications.Conduct chip layout circuit design, circuit checking, and device evaluation and characterization.Perform prototype construction and checkout.Develop measurement methodology and apparatus to test and characterize the fabricated devices and perform experiments to demonstrate their ability in various potential applications.Respond to customer/client requests or events as they occur.If you have a strong ability to learn and explore new technologies and able to demonstrate good analysis and analytical skills, this is the ideal position for you."
112,Nvidia,"Senior Solutions Architect, HPC - AI","5+ years relevant work experience.MS or PhD in Engineering, Mathematics, Physical Sciences, or Computer Science or equivalent experience.Excellent communication skills particularly in the presentation of highly technical material. Must enjoy interacting with forward-thinking people, life-long learning, and staying at the forefront of the technology ecosystem.Full-stack scientific computing experience including software development in scientific programming languages, such as C/C++, Python, CUDA, OpenACC, OpenMP and MPI.Hands-on experience with modern Deep Learning software architectures and frameworks including Tensorflow, PyTorch or others.Experience working with supercomputing and technical computing customers.Strong analytical and problem-solving skills.Self-motivated and independent with the ability to multi-task effectively with minimal day-to-day direction.Networking/Infiniband experience.GPU optimization experience.ARM CPU experience.Experience programming embedded platforms e.g., NVIDIA Jetson or similar.Background using and managing large-scale HPC resources, e.g., Slurm, PBS, or cloud resources, e.g., Docker, Kubernetes.Experience in data science methods and analysis.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-MA-Remote/Senior-Solutions-Architect--HPC---AI_JR1964255,"Partner with our business / account teams working with university customers to develop a keen understanding of their goals, strategies, and technical needs and help to define and deliver high-value solutions based on NVIDIA's accelerated computing platform.Develop and demonstrate solutions using NVIDIA’s platforms for innovative ML/DL, data science, and HPC.Stay abreast of the state of the art in scientific and AI computing ecosystems.Document what you know and teach others. This can vary from building targeted training for partners and other Solutions Architects, to writing whitepapers, blogs, and wiki articles, to simply working through hard problems with a customer on a whiteboard.Provide customer requirements to engineering to foster product and platform improvements."
113,Nvidia,Software Operations Business Analyst,"Bachelor's degree or specialized training in Business Operations for software and appliance service businesses (or equivalent experience). Finance or Business IT background is a plus.2+ years of operations experience, SAP and Salesforce experience is a plus.Strong working knowledge of Microsoft OfficeRequires good interpersonal, problem solving and the capability to multi-task.Understanding of various industry trends and utilize new technology such as web-service for EDI ordering.Self- starter along with social and influencing abilities, work well across functional teams, achieve daily task goals, and make good independent decisions.Strong analytical skills and ability to do in-depth research for management summaries.Attention to detail, accuracy, & ability to prioritize numerous tasks in a fast-paced environment.Ability to be proactive, get things done, highly motivated and willing to work flexible schedule to accommodate business needs.High level of ownership, accountability, seek new initiative, communicate clearly and collaboratively with coworkers, sales, and other multi-functional teams (verbal & written).Flexibility to work in constant change, dynamic, and fast-paced environment.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Software-Operations-Business-Analyst_JR1964066,"NVIDIA enterprise software and support service sales order fulfillment. identify issue and resolve any entitlement certification failures.EDI (Electronic Data Interchange) order submission and booking accuracy. Order clerk for EDI orders from OEMs as reseller . Communicate issue with OEMS for root cause and resolution.Issue SW NFR(Not-for-Resale) and Non standard evaluation Entitlements.Responsible for software and support service data management and integrity within NVIDIA’s SAP back office, Entitlement Management System, Salesforce, NVDIA SW License Portal, NVIDIA GPU CloudEnd customer master data in SAP, Entitlement Management System ,NVDIA SW License Portal.Find opportunities for potential process, system improvements and collaborate with multi-functional teams for implementationOperational reports, charts, metrics for responsible areas."
114,Nvidia,Demand Planning Analyst,"BS/BA (or equivalent experience), MBA a plusMinimum of 6+ years of relevant systems/ semiconductor experience.Experience in supply chain management. An in-depth understanding of MRP concepts and systems such as SAP / APO.Advanced Excel skills as well as knowledge of data base and reporting tool management.Strong analytical and reporting skills and the ability to articulate issues, ideas and solutions.Excellent communication skills and able to work well in a very open team environment.Ability to balance multiple projects and prioritize under a tight schedule.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Demand-Planning-Analyst_JR1963527,"Run supply chain to balance demand v/s supply to meet company objectives. Work closely with operations to handle lead-time, capacity, and optimize supply position through-out the entire supply chain both at finished goods and key component level.Review forecast and create build plan with Business Unit based on demand and inventory targets. Monitor trends that impact demand forecast accuracy, develop and implement corrective action plans in response to significant variances to plan.Forecast the revenue stream of products in the portfolio and take actions to close revenue gap. Establish / maintain processes to assure the early/timely identification of factors and events leading to impact changes in demand projections.Establish allocation and execute process across to order fulfillment. Utilize Configure to Order models to plan supply to improve our ability to react to the changing market demand."
115,Nvidia,Demand Planning Analyst,"BS/BA, or equivalent experience, MBA a plus.Minimum of 5+ years of relevant systems / semiconductor experience.Experience in supply chain management. An in-depth understanding of MRP concepts and systems such as SAP / APO.Advanced Excel skills as well as knowledge of data base and reporting tool management.Strong analytical and reporting skills and the ability to articulate issues, ideas and solutions.Excellent communication skills and able to work well in a very open team environment.Ability to balance multiple projects and prioritize under a tight scheduleAdvanced Tableau skills is a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Demand-Planning-Analyst_JR1963737,"Run supply chain to balance demand v/s supply to meet company objectives. Work closely with operations to handle lead-time, capacity, and optimize supply position through-out the entire supply chain both at finished goods and key component level.Review forecast and create build plan with Business Unit based on demand and inventory targets. Monitor trends that impact demand forecast accuracy, develop and implement corrective action plans in response to significant variances to plan.Forecast the revenue stream of products in the portfolio and take actions to close revenue gap. Establish / maintain processes to assure the early/timely identification of factors and events leading to impact changes in demand projections.Establish allocation and execute process across to order fulfillment. Utilize Configure to Order models to plan supply to improve our ability to react to the changing market demand."
116,Nvidia,"Research Scientist, Generative AI - New College Grad","Ph.D. in Computer Science/Engineering, Electrical Engineering, or a related field (or equivalent experience)Excellent collaboration and interpersonal skillsExcellent python/C++ programming skillsGreat knowledge of common deep-learning frameworksExperience in processing or curating large-scale datasetsExcellent knowledge of theory and practice of deep learning, computer vision, natural language processing, or computer graphicsTrack record of research excellence or significant product development",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Research-Scientist--Generative-AI---New-College-Grad_JR1963949-2,"Conduct original research in the space of generative AIImplement and train large-scale generative AI models for various content creation applicationsPublish and present your original research, speak at conferences and eventsCollaborate with other research team members, a diverse set of internal product teams, and external researchersHave a broader impact through the transfer and/or open-source of the technology you've developed to relevant product groups"
117,Nvidia,SoC Silicon Power Analysis Engineer,"Bachelor’s or master’s degree in Computer Engineering or Electrical Engineering (or equivalent experience)3+ years of additional relevant work experience focused on computer architecture and SOC power-perf analysis and optimization.Understanding of the many factors influencing power efficiency at HW, SW, system, and product levels.Good understanding of HW-SW interactions for Deep learning, Multimedia, or Productivity use casesStrong interpersonal and teamwork skills.A drive to continuously learn and expand architectural breadth and depth.Experience with modeling and optimization of power and/or performance.Python scripting and SW programmingExperience with prototyping power-optimization ideas on silicon",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/SoC-Silicon-Power-Analysis-Engineer_JR1963835,"Analyzing and optimizing power and performance across technical, product, and usage constraints for Nvidia SoCs in driving, robotics, multimedia, edge computing, and other embedded applications.Working with teams throughout the company (HW, SW, Platform, Thermal, Operations, Marketing, etc...) to deliver outstanding power solutions.Guiding HW, SW and Platform teams in evaluating and improving Perf/Watt of their implementations.Creating power models of key SoC units to evaluate architectural tradeoffs in DL/ML (training/inference), CPU, GPU, and multimedia workloads."
118,Nvidia,"Account Manager, LaunchPad","Bachelor’s degree or equivalent experience.8+ years of high technology quota carrying sales experience being responsible for the full sales cycle (prospecting, customer presentation/demos, negotiating, and closing the sale).Strong customer/partner relationship management skills. Experience in consultive technical roles preferred.Experience building and carrying out a sophisticated sales strategy across multiple organizations. Appreciation of the networking and software sales market.A passion for success, a strong curiosity about business strategy, excellent collaboration skills with a wide variety of internal team members, self-starter, self-confident individual with integrity and accountabilityHighly motivated, competitive, and attracted to an exciting opportunity.A consistent record working in a fast-paced environment where strong listening skills are important as is having strong problem solving, written, verbal and social skills along with a willingness to learn.International and Domestic travel will be required.Experience utilizing Salesforce (SFDC) or equivalent tools for pipeline management, and reporting.Strong interpersonal and time management skills.Logical, critical thinking, fast learner and good team-worker.A passion for NVIDIA, Graphics, Virtualization, and AI Validated knowledge in influencing business practices and products to better align with customer needs.Experience selling Enterprise Virtualization solutions with a record of success.Experience in qualifying new customers to enable high growth revenue opportunities, product alignment, decision makers, etc.Can demonstrate a strong technical foundation to establish credibility with customers and/or partners.Flexible and a resilient problem solver.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Account-Manager--LaunchPad_JR1963237,"Collaborate with NVIDIA Global Segment leads to define pre/post trial Launchpad motions and go to market strategies for enterprise product trial experiences.Owns LaunchPad customer experience, from pre-trial qualification requirements, in-trial success, to post trial deployment planning.Owns LP pipeline with regional sales teams Account Managers, Solution Architects, Regional Industry Sales Leads, Business Development teams, and Dedicated Software teams to close opportunities, and accelerate adoption of NVIDIA technologies utilizing LP resources.Collaborates to conceptualize, develop, recommend, and implement, appropriate NVIDIA Enterprise product LaunchPad trials, experiences and environments to align with industry specific AI workflows and developer frameworks.Provides sales enablement and support for all WWFO sales and SA teamsOwns and maintains all SFDC customer trial records, and associated reporting aspects"
119,Nvidia,Director of Global Shipping and Receiving,"Do you have knowledge of product compliance processes and the interplay with global supply chains?Project Management preferred or equivalent certification programs.Phenomenal at teamwork, influencing, communication and problem-solving skills!7-10 proven experience in Shipping, Receiving and International regulatory compliance. 10-15 overall years managing a distributed team. Consumer product safety regulations & standards for electronic products; lithium battery shipping regulations for air and ocean; and how export/import regulations relate to international transactions.Strong attention to detail and excellent written and verbal communication skills.Ability to think creatively and possess strong analytical and problem-solving skills.Ability to learn web applications and proprietary software.Knowledge of INCOTERMS 2010 Rules is a requirement.Knowledge of Air Parcel Shipment and Track and Trace systems (e.g., FedEx/DHL/UPS) is a requirement.Bachelors Degree in an Operations or Business Field (or equivalent experience); an MBA is desirable.Ability to lead large cross-functional teams (e.g., Tradeshow Execution).Strong attention to detail and ability to investigate and collaborate with other departments and carriers.Demonstrate Global Leadership for all Regions including training and development of all reporting staff positions.Knowledge of SAP and ISO Auditing a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Director-of-Global-Shipping-and-Receiving_JR1962918,"Ensure that global regulatory requirements are met for products shipped to/from NVIDIA Field offices.Collaborate with other functional groups: Global Trade Compliance, Revenue Logistics, Engineering, Trade Show, and Sales/Marketing departments to implement and support best-in-class processes, systems, and drive continual improvement and compliance.Direct a team of regional Corporate Shipping Coordinators and Compliance Managers, providing savvy advice concerning international import and export regulations, commercial documentation questions, and customs clearance.Be responsible for the Quarterly reporting of Shipping and Receiving Operational Metrics and Key Performance Indicators to Executive Management.Propose the best carriers and INCOTERMS to internal/external customers to ensure NV’s routing guide is being complied.Own the Corporate Shipping Team in Training & auditing NVIDIA’s Shipping Compliance Program.Lead the local warehousing operation in the support and inventory/asset management for critical business system, board, and NPI component-level products.Connect with Logistics management and Global Trade Teams regarding carrier performance and/or brokerage/customs issues and provides feedback for monthly and quarterly business reviews."
120,Nvidia,"Senior Account Manager, Retail Vertical","BA degree or equivalent experience12+ years’ experience selling solutions to senior executives at named accountsA real passion for getting things done in a dynamic sales and technology environmentDemonstrated track record leading significant revenue and overachieving targets to meet stretch goalsDemonstrated ability to provide thought leadership, think strategically and effectively communicate vision (both written and verbal) and influence cross-functionallyPast Experience In: Analytics, Enterprise Software Sales, Big Data (Data Lake), Machine Learning, Deep Learning with Retail and CPG Industry Domain KnowledgeAn MBA or graduate degreeAdept at stabilizing intense short-term pressures with overall long-term goalsStrong executive presence, polish, and political savvyTrack record of successfully growing revenue for new innovative technology based solutionsAbility to generate new pipeline on a weekly, monthly, and quarterly basisExcellent communication skills and ability to persuade -- using simple communications that convey complex concepts in a compelling, concise, and creative wayDemonstrated ability to align resources to support customer engagement and lead in a matrix-managed team culture. Collaboration is KEY!",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-MO-Remote/Senior-Account-Manager--Retail-Vertical_JR1963367,"Be the key point of contact and relationship owner for a defined set of customersBuild key accounts into strategic partners, and drive sustaining revenue, market share growth and product footprintWork closely with partners, OEMs, CSPs, GSIs and ecosystem partners to build and execute go-to-market plans to accelerate growth and adoption of the enterprise product familyBuilding winning capabilities and leading changeExperience working with Startup, Mid-Market, and/or Enterprise CustomersContributing to the long term success of the NALA Enterprise by being a collaborative leader amongst your peers. Consistently striving to improve and reinvent yourself.Evangelize the use of NVIDIA's platform, products and technologies to your customers and partnersAbility to travel as needed"
121,Nvidia,Senior Mixed Signal Design Engineer,"Hold a Master of Science in Electrical Engineering, Computer Engineering or related field with strong analog design background (or equivalent experience)You should have a minimum of 5 years analog design experience in industryCMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationBehavioral modeling of analog and digital circuitsStrong debugging and analytical skillsAnalog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong interpersonal skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mixed-Signal-Design-Engineer_JR1962209,"Develop and implement high speed interfaces and analog circuits. You will have hands on experience taking innovative integrated circuit designs at data rates of 25Gbps and higher from concept through silicon characterization.Help by defining circuit requirements and complete design from schematic, layout, and verification to characterization.Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like.Take ownership for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso.Optimize circuit to meet the specifications for system performance.Work closely with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.Provide support for post-silicon bring-up and debugging."
122,Nvidia,Senior Mixed Signal Design Engineer,"Hold a Master of Science in Electrical Engineering, Computer Engineering or related field with strong analog design background (or equivalent experience)You should have a minimum of 5 years analog design experience in industryCMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationBehavioral modeling of analog and digital circuitsStrong debugging and analytical skillsAnalog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong interpersonal skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mixed-Signal-Design-Engineer_JR1963011,"Develop and implement high speed interfaces and analog circuits. You will have hands on experience taking innovative integrated circuit designs at data rates of 25Gbps and higher from concept through silicon characterization.Help by defining circuit requirements and complete design from schematic, layout, and verification to characterization.Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like.Take ownership for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso.Optimize circuit to meet the specifications for system performance.Work closely with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.Provide support for post-silicon bring-up and debugging."
123,Nvidia,"Silicon Power Architect, Definition to Silicon Analysis","Master's Degree in Computer Engineering or Electrical Engineering (or equivalent experience)3+ years of additional relevant work experience focused on computer architecture and power.Understanding of the many factors influencing power efficiency at chip, system, and product levels.Strong interpersonal and teamwork skills.A drive to continuously learn and expand architectural breadth and depth.Experience with modeling and optimization of power and/or performance.Prior experience in power architecture and design",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Silicon-Power-Architect--Definition-to-Silicon-Analysis_JR1962986,"Optimizing power and performance across technical, product, and usage constraints for Nvidia SoCs in driving, robotics, multimedia, edge computing, and other embedded applications.Working with teams throughout the company (RTL, PD, Circuit, SI, Thermal, SW, Platform, Operations, Marketing, etc...) to deliver outstanding power solutions.Guiding HW Design teams in evaluating and improving power efficiency of their implementations.Creating power models of key SoC units to evaluate architectural tradeoffs in DL/ML (training/inference), CPU, GPU, and multimedia workloads."
124,Nvidia,Director of Enterprise Contracts Management,"Bachelors degree (or equivalent experience) with 15+ overall years experience leading the successful closure of customer contracts.7+ years of leadership experience in contract management.Extensive expertise in all forms of enterprise business agreements.Self-starter and with minimal directionHistory of effectively working with enterprise technology partners.Process oriented, high capability for logical and critical thinking.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Director-of-Enterprise-Contracts-Management_JR1961601,"You will be the subject matter expert for our enterprise agreements; creating contract policy, contract templates and playbooks in close coordination with NVIDIA legal while managing the enterprise contract team members.Work with cross-functional NVIDIA teams on the review of partner agreements and arrive at an agreeable solution with NVIDIA’s partner. This includes preparing contract proposals and redlines in accordance with our Contract Review Process.Coordinate with NVIDIA functional groups on the development and implementation of programs to support the contractual requirements of our partners.Ensure NVIDIA can execute to terms in the agreements is key to success in this role by working either with individuals directly, or through a taskforce built and run by you."
125,Nvidia,Senior Product Manager – Next Gen ADAS/AD,"BS/MS (equivalent experience) in engineering with 5+ years of experience in both software and hardware platformsBackground in autonomous vehicles, Driver Assist technology, and/or machine learning is essentialExposure developing and/or leading development of ADAS functions/productsBackground with customer management & interactionExperience working in a software development environmentExperience with product requirements management tools (e.g. JAMA)Track record of leading the launch of technically complex products to customersStrong technical leadership and interpersonal skills, with the ability to drive alignment across large organizations and with customersMotivated with ability to prioritize tasks and work in a dynamic environment",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Product-Manager---Next-Gen-ADAS-AD_JR1962267-1,"Develop and lead NVIDIA’s future L2 ADAS and L3/L4 AD roadmapDevelop cohesive and detailed Feature descriptions and Use CasesDefine product goals & metrics for the features and the platformPerform market analysis, benchmarking, and trend analysis to inform the roadmapIdentify & prioritize the most critical activities required for the product's success, and ensure that they are completedCollaborate closely with other internal and external collaborators to identify required architectural changesDevelop a strong technical understanding of the SW stack, to proactively identify new opportunities for product application and creative ways to solve/mitigate technical challenges"
126,Nvidia,"Pricing Operations Analyst, Networking - WWFO","5+ years relevant experience.Bachelor's degree (or equivalent experience) in Engineering, Statistics, Economics, Computer Science, Math, Management Information Systems, or related field. MBA, an advantage.Experience working with pricing, quote-to-cash systems and advanced business/pricing models, complex data management, reporting, data analysis and modeling in high tech.Enterprise software industry knowledge and proficiency in IT infrastructure technologies.Expertise with tools such as Excel, Salesforce CPQ and SAP; strong familiarity with Tableau or other dashboarding tools.Ability to thinking critically and identify critical issues associated with sophisticated deals.Proficient at communicating across multi-functional teams.Enjoys working in a fast-paced environment with multiple priorities.Prior experience demonstrating knowledge of Salesforce.com CPQ or similar pricing systems.Deals desk/price negotiation expertise.Tactical pricing skills in a high-tech setting.Self-motivated with a high EQ coupled with an aptitude for growth and continuous learning.Outstanding business aptitude, analytical skills, and a strong inclination for critical thinking.A proven ability to work in a fast-paced environment where strong organizational skills are crucial.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Remote/Pricing-Operations-Analyst--Networking---WWFO_JR1958676,Handle enterprise pricing escalations and deal desk operations by working closely with segment sales and account managers.Maintain margin model by tracking go-to-market and compliance while maximizing revenue.Collect and provide feedback and competitive intelligence on product offering.Utilize pricing data and analytics to influence pricing strategy and pricing programs.Work with program team to implement new pricing tools and streamline quote to cash process.
127,Nvidia,Senior Hardware Security Architect - GPU Manufacturing,"A Masters degree or equivalent experience in Computer Engineering, Computer Science, Electrical Engineering.8+ years of relevant hardware development experience with a focus and interest in hardware security.Deep understanding of silicon manufacturing flows including fusing, wafer sort, system test, etc.Functional understanding of cryptography and digital certificates.Proficiency in Verilog RTL coding and scripting languages, such as: Perl, Python and Make etc. is a plus.Strong communication skills are required along with the ability to work in a dynamic product oriented team.Familiarity with kernel level security concepts.Experience with security testing techniques, threat modeling, fuzzing, negative testing and other techniques.Background with manufacturing attacks.Experience with HW level applications of cryptography; secure boot, key management, etc.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Hardware-Security-Architect---GPU-Manufacturing_JR1960737,"Collaborate between multiple business units and development groups to enable robust, secure key and certificate provisioning from design to implementation in multiple products.Design, improve, and review manufacturing flows for key and certificate provisioning.Collaborate with NVIDIA operations and external contractors to ensure all key material required for each new product is verified and provisioned correctly.Perform security reviews of firmware and hardware designs that utilized cryptographic keys and certificates, and assist others to ensure security and manufacturability of our products.Recommend best practices for secure service development driving continuous improvement in the engineering organization. Including mentoring, developing and delivering training materials, producing frameworks to reduce best practice patterns to application for use in production efforts.Define architectural and micro-architectural details for features that improve security and manufacturability of our GPUs.Drive implementation and verification of hardware features that improve security and manufacturability of our GPUs."
128,Nvidia,Senior Mixed Signal Design Engineer,"Hold a Master of Science in Electrical Engineering, Computer Engineering or related field with strong analog design background (or equivalent experience)You should have a minimum of 5 years analog design experience in industryCMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationBehavioral modeling of analog and digital circuitsStrong debugging and analytical skillsAnalog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong interpersonal skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Mixed-Signal-Design-Engineer_JR1961174,"Develop and implement high speed interfaces and analog circuits. You will have hands on experience taking innovative integrated circuit designs at data rates of 25Gbps and higher from concept through silicon characterization.Help by defining circuit requirements and complete design from schematic, layout, and verification to characterization.Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like.Take ownership for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso.Optimize circuit to meet the specifications for system performance.Work closely with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.Provide support for post-silicon bring-up and debugging."
129,Nvidia,"VP, Business Operations","20 years of experience with products including chips, boards and systems. Business knowledge of chip, board and systems engineering development cycles. 20 years of demonstrated leadership in strategic management roles.Demonstrated successful communications skills at executive level.Demonstrated ability to work effectively in a highly matrixed organization.Demonstrated excellence in leadership roles and business judgment.Advanced engineering degree (or equivalent experience) and MBA desired.Ability to provide inspirational leadership and drive organizational growth and changeCan present complex and technical content to executive staffDemonstrated knowledge in influencing business practicesProven ability to have a strong technical foundation to establish credibility with internal partnersTechnical knowledge of NVIDIA products and services",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/VP--Business-Operations_JR1960339,"The VP of Business Operations provides leadership in planning, due diligence in implementing sound strategies to achieve business objectives and drive efficient operation of all NVIDIA businesses. Works collaboratively and cross functionally with operations, engineering, sales, finance, and marketing to develop supply plans that meet the businesses needs and optimize revenue, margin.Integrally involved in product planning, launch planning, demand planning, build planning, capacity planning, and inventory management from conception through EOL.Identifies and advocates for tools that can improve operational visibility and efficiency.Exhibits collaborative leadership and excellent open communications skills across key functional organizations from individual contributors through senior executives. Identifies risks and problems in timely manner and drives resolution with speed and agility.Gather and synthesize relevant data, lead analyses and develop final recommendations around strategic and operational initiativesIdentify inventory improvement opportunities and support a successful implementation for global optimization initiatives.Monitors demand and anticipate future supply and logistical needs.Reports on inventory levels, inventory health, supply chain progress other KPIs to executive staff"
130,Nvidia,Ethernet Switch Lead – North America,"Bachelor’s degree or higher or equivalent experience in a related field.12+ years of technical sales or Product Management background in the Ethernet market.Experience from Ethernet switch companies - advantage.Self-starter, with a 'can-do attitude and ability to multitask and prioritize in a demanding environment.Travel is required.Excellent communication and presentation abilities. Excellent interpersonal skills, peer networking, and team play, colleagues and customers.Strong Background in modern Data Center networking.Experience with deep learning, data science, and NVIDIA GPUs.Successful management of technical products throughout their lifecycle.Love technology and passionate about what you do.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Account-Manager--Ethernet-Switch---North-America_JR1947917,"Working with the sales team on winning large deals in a fast-growing market.Working with the channel team to build alliances and expand our quality channels.Partnering with the technical team on designs, competition, etc.Being the link between the overlay team and the field (roadmap updates, tech communications…),Being the expert when it comes to our major partners.Delivering a concise state of the business in the region at any given time,"
131,Nvidia,"Senior System Software Engineer, OpenBMC","A Bachelor of Science Degree (or higher) in Electrical Engineering or Computer Science, and 5+ years of experience.Domain expertise in Open BMC or AST2500/AST2600 Firmware development experience on X86 or ARM Platforms. OOB or In-band System Management experience with exposure to DMTF standards IPMI, PLDM, MCTP and Redfish etc.Excellent understanding of distributed systems with hands-on coding experience on IPC and RPC frameworks. Deep understanding on REST architecture style especially JSON over HTTPs.Programming and scripting skills using C/C++, Bash, Python, Go etc. both for Linux user-space programs and system programs with thorough code reviewing skills.You should possess excellent written and oral communication skills, good work ethics, high sense of teamwork, love to produce quality work and commitment to finish your tasks every single day. You are a self-starter who loves to find creative solutions to challenging problemsContributor to industry standards like Open Compute, OpenBMC, IPMI, DMTF, Redfish and open source.Expertise in system software and platform security for x86 or ARM based Rack/Blade server systems. ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-System-Software-Engineer--OpenBMC_JR1964278,"Responsible for implementing the Unified Firmware architecture and System management software across NVIDIA server platforms.You should be able to architect and design software with minimal mentorship. Developing and reviewing code, reviewing design documents, use-case and test plan review.Encouraged to write automated unit test suites for each implemented module and maintain detailed unit test case reports.Work with security team to ensure developed code is in line with product security goalsDrive product life cycles with QA teams to productize the module and be responsible as a product owner. Provide software quality reports based on static analysis, code coverage, CPU load."
132,Nvidia,Senior Computer Vision and Deep Learning  Engineer - Autonomous Vehicles,"MS or PhD in Computer Science, Applied Math, Robotics, or equivalent experience5+ years related industry and academic experiencePassionate about Artificial Intelligence for robotics and autonomous navigationStrive to learn new things and like solving hard problemsStrong math knowledgeSolid experience in Deep Learning / Machine Learning. You have a background in Computer vision.Strong programming and debugging skills in C++ and/or Python.Good communication and analytical skills. Ability to work with multiple teams in a dynamic environment.Previous experience building HD maps for autonomous vehiclesBackground in applying Deep Learning to 3D Computer Vision and Autonomous Vehicles problemsExperience with Unsupervised or Self-supervised LearningInvolvement with architecture optimization, pruning, curriculum & multi-task trainingExperience fusing data from different sensor modalities (e.g. Images and LIDAR data) to enable information conflation, label propagation, cross training.Background in developing real-time LIDAR and/or Computer Vision systemsExperience with GPGPU programming (CUDA or OpenCL).",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Deep-Learning-Engineer--Autonomous-Vehicles_JR1964201-1,"Stay up to date with the latest research and innovations in deep learning, implement and experiment with new ideas to improve NVIDIA's automotive DNNs.Training state-of-the-art Deep Neural Networks for Mapping & Localization stack in AVTaking DNNs and algorithms from initial evaluation and experimentation all the way to shippingIntegrating DL algorithms into production C++ code.Defining and collecting training datasetsWorking with a variety of sensors: cameras, LIDAR, radar, GPS, odometry.Building training pipelines and real-time inference run-times (PyTorch, TensorFlow, TensorRT, Python, C++).Performing in-vehicle tests, collecting data and completing autonomous drive missions.Mentoring junior DL engineers."
133,Nvidia,ASIC Design Engineer - Hardware,"BS or MS in Electrical Engineering or Computer Science, or equivalent experience.3+ years of relevant ASIC design experience ideally with a focus in timing.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/ASIC-Design-Engineer---Hardware_JR1964584,"Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) to backend (post-layout) at both chip and block level.Chip level Integration, physically partitioning and floor planning.Develop custom timing scripts using tcl/primetime for clock skew analysis, special circuits such as clock dividers, core logic <-> IO macros interfaces such as PCI-E, Frame-Buffer/Memory, HDMI, etc.Design optimization and timing convergence related tasks.Development of PD work flows."
134,Nvidia,ASIC Design Engineer - Hardware,"BS or MS in Electrical Engineering or Computer Science, or equivalent experience.3+ years of relevant ASIC design experience ideally with a focus in timing.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/ASIC-Design-Engineer---Hardware_JR1964585,"Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) to backend (post-layout) at both chip and block level.Chip level Integration, physically partitioning and floor planning.Develop custom timing scripts using tcl/primetime for clock skew analysis, special circuits such as clock dividers, core logic <-> IO macros interfaces such as PCI-E, Frame-Buffer/Memory, HDMI, etc.Design optimization and timing convergence related tasks.Development of PD work flows."
135,Nvidia,Verification Engineer,"BSEE with 5+ or MSEE with 2+ years of experience in DFT verification or related domainsStrong expertise in 1149.X or 1500, DFT scan architecture, DFT clocking, and Design for debug.Expertise in System Verilog and verification methodologies like UVM/VMM.Expertise in prototyping, verification and debug tools (Emulation, FPGA, VCS, Debussy, Formality, PrimeTime etc).Good exposure to ASIC design methodologies: RTL design, clocking, timing and low-power architectures.Strong programming/scripting skills in C++, Perl, Python or TclExcellent written and oral communication skillsExcitement to work on rare challengesStrong analytical and problem solving skillsStrong experience or interest in both DFT and RTL Verification domainsKnowledge in Formal verification methodologies and tools for IP and SoC level verificationHands-on experience in post silicon debug on ATE and/or system labs.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Hyderabad/Verification-Engineer_JR1961687,"As a member of our team, You will build ""state of the art"" verification test benches and methodologies to verify DFT features in complex IP's/Sub-systems/SOC's.Develop and own verification environment using UVM or equivalent.Your responsibility will include to build reusable bus functional models, monitors, checkers and scoreboards.Own functional coverage driven verification closure and own design verification sign-offs at multiple levels.Collaborate closely with multi-functional teams like chip architecture, ASIC design, functional verification, and post silicon teams.You will also be part of innovation to strive to improve the quality of DFT methods"
136,Nvidia,Senior Mask Layout Design Engineer,"Hold a BSEE or equivalent experienceMinimum of 5+ years of relevant mask design / layout experienceDeep understanding of analog circuit layout concepts in submicron CMOS technologiesProven experience with Cadence custom circuit design tools - particularly virtuoso / Experience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, Calibre, PrimeyieldAbility to work effectively in a team, good interpersonal skills and positive energy.Proficiency in scripting languages like perl, python, skill etc. / Knowledge of DRC and LVS checking flows, ability to customize DRC and LVS decks",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mask-Layout-Design-Engineer_JR1964415,"Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's, ESD structures designs in state-of-the-art sub-micron CMOS technologies using Cadence toolsYou'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.Job duties will include floor planning, custom layout and verifying against design rules and schematics."
137,Nvidia,"Software Engineer, Infrastructure","BS/MS in Computer Science or other relevant field of study3+ years of hands-on work experienceSolid understanding of software design principlesProgramming and debugging skills with various languages (Python, Rust and Golang )Experience with Windows programmingAdvanced knowledge of Linux based systems (CentOS and Ubuntu)English verbal and written communication skillsExcellent analytical skills to identify areas to improveExcellent skills in Python, Rust, Golang or C++Good knowledge of modern DevOps processes and technologiesExperience in various virtualization and containerization technologiesProgramming experience with Deep Learning frameworks, CUDA, MPI or HPC clusters",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Yerevan/Infrastructure-Automation-Engineer_JR1962955,Develop software to automate the testing of applications and hardware platformsWork with other engineers to identify processes to be improved with automationYou will be using modern technologies with the latest hardware
139,Nvidia,"Senior Technical Program Manager, Platform Firmware - Deep Learning","BS, EE or CS 6+ years of experience.Must have hands on experience with firmware or system software development and process.Being thorough and ability to multitask is important.You should have experience influencing decisions and leading teams in a matrix environment.Enthusiastic, responsive and passionate about finding opportunities for process improvement.It is important to have excellent communications and technical presentation skills.Ability to think strategically and tactically and to build consensus to make programs successful.You should have strong problem solving skills, consistently successful implementing systematic solutions.PM Certification/training a plus.5 years programming experience is highly desired.Deep understanding of software engineering principles and enterprise system architecture.Previous experience with productizing enterprise server systems including experience of - coordinating activities between HW / SW organizations is highly desirable.Experience with productivity tools and process automation is big plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Technical-Program-Manager--Platform-Firmware---Deep-Learning_JR1964359,"BS, EE or CS 6+ years of experience.Must have hands on experience with firmware or system software development and process.Being thorough and ability to multitask is important.You should have experience influencing decisions and leading teams in a matrix environment.Enthusiastic, responsive and passionate about finding opportunities for process improvement.It is important to have excellent communications and technical presentation skills.Ability to think strategically and tactically and to build consensus to make programs successful.You should have strong problem solving skills, consistently successful implementing systematic solutions.PM Certification/training a plus."
140,Nvidia,Solutions Architect - Startups,"BS/MS in Computer Science, Computer Engineering, Engineering, or another highly quantitative field - or equivalent experience.Proven experience in an externally facing technical role.Understanding of standard solution design and implementation methodologies for based on GPU-accelerated frameworks and platforms.Experience developing software at a technology company or major enterprise.Python or C/C++ programming and software development techniques.Broad understanding of NVIDIA's software stack from drivers to SDKs and APIs.Experience presenting to technical audiences and creating technical content for developers.Passion for getting things done quickly while making no-nonsense tradeoffs.Excellent written and verbal communication skills.Confirmed ability to handle multiple projects simultaneously.Ability to work independently with minimal direction.Please be prepared to provide samples of previous work creating and sharing technical presentations, making forum contributions, and other public-facing technical content.History of engaging and nurturing developers.Hands-on experience with NVIDIA SDKs and key technologies (e.g. DL/ML Frameworks, Riva, Triton, RAPIDS, DeepStream, Omniverse).3+ years of machine learning or deep learning experience.In-depth knowledge of modern deep learning software design, machine learning workflows, and data science applications.A passion for the unique challenges presented by startups developing and launching novel applications.Detailed understanding of the relationship between NVIDIA's hardware platforms and software stack.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Solutions-Architect---Startups_JR1963849,"Making startups successful, helping accelerate their apps/platforms using the latest SDKs and technologies.Collaborating deeply with NVIDIA deep learning engineers, SDK product and framework teams, Deep Learning Institute (DLI), and NVIDIA Research to ensure developer enablement materials are best-in-class and fully aligned with technology roadmaps.Championing the use of accelerated computing—deep learning, data science, and other applications—across the growing portfolio of startups.Developing world-class materials to educate developers. Assets include sample applications, tutorials, white papers, technical blogs, trainings and presentations to help developers adopt NVIDIA’s technologies.Contributing to the development of hands-on training materials and exercises used in DLI courses and becoming a certified instructor."
141,Nvidia,Data Analytics Engineer,"Bachelor’s or Master’ s degree in Computer Science, IT, or similar field.3+ years of experience in a Data Engineer role. Experience in data analytics in a fast paced business analytics environment is preferred.Expert level proficiency and knowledge of programming in Python.Hands on experience of scraping from multiple web data sources.Strong demonstrated experience in SQL and Unix shell commands. Demonstrated expertise in analysis using Tableau or Excel. Ability to perform complex data analysis with large volumes of data. Experience with Clickhouse or PostgreSQL a plus.Strong ability to plan and manage processes, people and projects simultaneously with global teams across time zones.Passion for data and continuous learning.Strong written and spoken communication skills.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Pune/Data-Analytics-Engineer_JR1957709,"Build, develop and maintain data models, reporting systems, data automation systems, dashboards and performance metrics that support key business decisions.Develop and maintain big data pipelines and ETL's along with different algorithms using Python and Unix Shell scripting to support business data needs.Webscraping to extract data from Webpage using Parsers (HTML Parser, JSON Parser, XML Parser etc.) into structured data formats.Work with various teams to support ad hoc data usage, improve high volume data infrastructure by automating data processing rules, troubleshooting data issue.Communicate results and business impacts of insight initiatives to key stakeholders to collaboratively solve business problems.Identification & Implementation of cutting-edge analytical tools, models, and methods for making key business decisions."
142,Nvidia,Artificial Intelligence Research Intern - Deep Learning,"Prefer Ph.D. students in Computer Science/Engineering, Electrical Engineering, etc., or have equivalent research experience.Excellent knowledge of theory and practice of computer vision, natural language processing, speech/audio processing, and deep learning methods.Excellent programming skills in some rapid prototyping environment such as Python; C++ and parallel programming (e.g., CUDA) is a plus.Knowledge of common machine learning frameworks, such as PyTorch.Outstanding research track record.Very good publication record.Excellent communication skills.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Artificial-Intelligence-Research-Intern---Deep-Learning_JR1963472-2,"Research, design and implement novel AI and deep learning methods.Publish original research.Collaborate with other team members and teams.Speak at conferences and events.Collaborate with external researchers."
143,Nvidia,Software Automation Test Development Engineer (RDSS Intern),Master’s degree in computer science ​or electrical engineering (or equivalent experience)Strong Python/C++ programming skillsFamiliar with Jenkins toolExcellent communication and organizational skills Excellent data analysis skills and the ability to troubleshoot complex issues involving multiple software/HardwareGood at English read/write/speak,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Software-Automation-Test-Development-Engineer--RDSS-Intern-_JR1963439,"Develop automation test infrastructure-based data centerStrong ability to work independently, given requirementsStrong Linux development and debugging experienceWork closely with DGX software engineer to develop FW/BaseOS feature testingDemonstrable comprehension of Information Security, including malware, emerging threats, attacks, and vulnerability management"
144,Nvidia,Digital Design Verification Engineer - New College Graduate,"Masters Degree in Electrical Engineering or Computer Science or Computer Engineering or equivalent experience.Background in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.Background in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.Perl, Python, C/C++ programming language experience.Good debugging and analytical skills.Great communication skills & dream to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Digital-Design-Verification-Engineer---New-College-Graduate_JR1958533-1,"Responsible for verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
145,Nvidia,Physical Design Engineer - New College Graduate,"Master in Engineering or SciencePower user of EDA tools from Synopsys (ICC2/DC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus) or Mentor (Olympus-SOC)Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodesKnowledge in FinFET technology, circuit design, and package designExperience in physical verification tools from Synopsys (ICV) or Mentor (Calibre)Proficiency in Perl, Python, TCL and Makefile scripts",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Physical-Design-Engineer---New-College-Graduate_JR1955207-1,"Master in Engineering or SciencePower user of EDA tools from Synopsys (ICC2/DC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus) or Mentor (Olympus-SOC)Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodes"
146,Nvidia,Verification Engineer - ASIC,"BS/MS, or equivalent experience.2+ years of design experience.Experience in ASIC verification of complex design units for at least one or two projects.Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired.Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory.Working knowledge of DRAM specifications like HBM and LPDDRx memory standards.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a part of a team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer---ASIC_JR1964027,Own ASIC verification of IP/Cluster for complicated designs in RTL.Work with HW architects and designers to make the right implementation choices.Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.Work with the specifications and ensure functional and code coverage of all the RTL which you will verify.Partner with and enable FPGA and S/W teams to ensure that S/W is tested.Be involved with post-silicon verification and debug.
147,Nvidia,"Senior Hardware Engineer, Co-packaged Optics","Excellent communication skillsExperience in board design (Cadence / Mentor)Experience with Embedded and high-speed datacom systemsBackground with high-speed signaling both electrical and opticalHands-on Experience with lab equipment (Power meters, oscilloscopes, power supply, high speed, etc.)Hands-on Experience building and maintaining complex test systems (mechanics, electronics, optics)Excellent social and written communication skillsOrganized, independent, and able to report coherentlyFluent in English and HebrewBSc engineer degree with 6+ years of overall experienceKnowledge of advanced communication test equipment (optical scope, OSA, BERT, Lasers, Spectrum analyzer)Programming knowledge of MATLAB, PythonExperience in Post-Silicon/HW/SW/Optics test platforms/systems validation",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-Hardware-Engineer--Co-packaged-Optics_JR1964052,"Participate in silicon bring-up & post-silicon systems level bring-up and testing of new silicon photonics devices with the objective of driving the product to mass production.Develop bring-up and Tester setups, JIGs, and tools for the CPO and supporting groups.Develop and execute tests based on given device specifications.Participate in the product and sub-components system integration."
148,Nvidia,Senior Alliance Manager - Automotive,"BS/MS with 5+ years of BD experience in Autonomous driving industryMBA/MS or advanced degree desiredFluent English in speaking, reading, and writingTechnical Experience in autonomous driving and cockpit is a strong plusStrong leadership skills, self-starterExcellent communication abilities and shared attitudeExperience in successfully leading to build strategic partnerships and a versatile ISV ecosystem in Autonomous drivingExperience with deep learning and/or other AI technologiesIf you're inventive and autonomous, we want to hear from you!",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Beijing/Senior-Alliance-Manager---Automotive_JR1964024,"You will engage with various NVIDIA automotive partners and identify areas of collaboration. Identify complementary technologies needed to build complex solutions using our smart vehicle platforms, including AV and AI Cockpit.You will create go-to-market execution w/ cross functional teamsPrioritize and report on key business metrics to measure and guide global industry teams.Influence and align with sales and customer teams to understand customer requirements and build a scale out plan for target market technologiesGenerating technology trends and market analysisRepresent and evangelize NVIDIA automotive solutions at key industry events"
149,Nvidia,Verification Engineer - ASIC,"BS / MS, or equivalent experience.2+ years of design experience.Experience in ASIC verification of complex design units for at least one or two projects.Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired.Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory.Working knowledge of DRAM specifications like HBM and LPDDRx memory standards.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a part of a team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer---ASIC_JR1963980,Own ASIC verification of IP/Cluster for complicated designs in RTL.Work with HW architects and designers to make the right implementation choices.Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.Work with the specifications and ensure functional and code coverage of all the RTL which you will verify.Partner with and enable FPGA and S/W teams to ensure that S/W is tested.Be involved with post-silicon verification and debug.
152,Nvidia,Senior Architect - Performance Verification and Analysis,"BE/BTech or MS/MTech, or equivalent experience in relevant area, PhD is a plus. 6+ years of relevant experience dealing with system level architecture and performance issues.Strong understanding of System-on-Chip (SoC) architecture, graphics pipeline, CPU architecture, memory subsystem architecture and Network-on-Chip (NoC)/Interconnect architecture.Solid programming (C/C++) and scripting (Bash/Perl/Python) skills. Exposure to Verilog/System Verilog, SystemC/TLM is a strong plus.Strong debugging and analysis (including data and statistical analysis) skills, including use of RTL dumps to debug failures.Exposure to performance simulators, cycle accurate/approximate models or emulators for pre-silicon performance analysis is a plus.Excellent communication and organization skills.Ability to work in a global team environment.Strong background in System Level Performance aspects for Graphics and High Performance Computing.Exposure to GPU application programming interfaces like CUDA, OpenGL, DirectX. Expertise in data analysis and visualization.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Architect---Performance-Verification-and-Analysis_JR1963755,"Performance analysis/ bottleneck analysis of complex, high performance GPUs and System-on-Chips (SoCs).Work on hardware models of different levels of extraction, including performance models, RTL test benches and emulators to find performance bottlenecks in the system.Work closely with the architecture and design teams to explore architecture trade-offs related to system performance, area, and power consumption.Understand key performance usecases for the product. Develop workloads and test suites targeting graphics, machine learning, automotive, video, compute vision applications running on these products.Drive methodologies for improving turnaround time, finding representative data-sets and enabling performance analysis early in the product development cycle.Develop required infrastructure including performance simulators, testbench components and analysis tools."
153,Nvidia,Senior Enterprise Solution Engineer,"BS in Computer Science, Electrical Engineering, Computer Engineering, or related field (or equivalent experience).At least 5 years system software development and troubleshooting experience, ideally with some customer facing.Intellectual curiosity, positive attitude, flexibility, analytical ability, self-motivation, and team-oriented.Strong computer science concepts and excellent knowledge of Python and scripting methodologies.Deep understanding of at least two of the following: data centers, servers, distributed systems, virtualization, deep learning frameworks, containers/containerization (ie Docker, Kubernetes), hybrid cloud (ie AWS, GCP).You'd have cultivated a deep Linux knowledge, and be very comfortable working in various Linux environments as well as with Windows OS’s.Professional-level communication skills, interpersonal skills with a passion to solve problems.Proven experience in developing, triaging and debugging on Linux and Containers and deep learning frameworks.Experience working with distributed systems especially container orchestrators.Any exposure to system level debug and triaging experience.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Beijing/Senior-Enterprise-Solution-Engineer_JR1963948,"Develop features and tools as part of solution engineering efforts to support all Enterprise Service offerings including, but not limited to NGC, Container Orchestrators (such as Kubernetes), GPU accelerated applications, and Deep Learning frameworks.Work with NVIDIA Enterprise customers and internal users to improve the availability, reliability, and overall experience of working with NVIDIA Deep Learning Framework containers on NVIDIA GPUs.Take ownership and drive customer issues on containers, Deep Learning frameworks, and Cloud deployment from inception to resolution.Build upon the opportunity to research new use cases with GPUs for emerging container technologies and Deep Learning frameworks.Bring independent analysis, communication, and problem-solving to customer experience.Be on call one weekend per month in the event a customer has a Sev1 outage and requires engineering assistance."
154,Nvidia,Senior Sales Manager - Networking,"5+ years of hands-on experience selling Data Center and Cloud platform technology, especially ethernet and InfiniBand network and interconnect switching technology.To have proven track record of a challenging sales quota and handling multiple products business.A demonstrated ability to provide thought leadership, think strategically and effectively communicate vision and influence cross-functionally.B.Sc in Computer Engineering, Computer Science or Electrical Engineering is preferred.Technical sales or Product Management background",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Japan-Tokyo/Sales-Manager_JR1936501,"Role will be reporting to the NVIDIA Networking Sales Lead in Japan and will work closely with other sales managers of each verticals and products, strategic accounts, marketing, support and engineering teams to drive the business to success.The role involves taking care of Japan key customers focused on Cloud, Storage, Big Data, Network Function Virtualization and other data driven computing."
155,Nvidia,Research Scientist Intern - PhD Program,"Graduated with a Master’s in Electrical Engineering, Computer, Science/Engineering, Math/Physics/Statistics or a related fieldKnowledge of common security and cryptography frameworks in the context of networkingTrack record of research excellenceGood communications skillsPlease include your internship availability in your application",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Denmark-Roskilde/Research-Scientist-Intern---PhD-Program_JR1962440,"Gain hands on experience with designing and implementing services and applications with DPU DOCA SDKLearn about security subsystems and systems for networkingPartner and collaborate with other forward-thinking team members and external researchersHave the opportunity to participate and speak at conferences and eventsPublish original researchWork with intelligent networking machines powered by AI systems that can learn, reason and interact with other network components"
156,Nvidia,"Senior Software Engineer, DPDK","B.Sc. (or equivalent experience) in computer science/software engineering7+ years’ experience of Programming C/C++5+ years’ experience in Linux environment and toolsDeep experience of Networking Protocols mainly EthernetExperience with virtualization technologiesStrong analytical, debugging, and problem-solving skillsDeep knowledge of computer architecture and operating systemsExperience in performance optimizationsKnowledge and experience in DPDKOpen Source Software Contributor to relevant projects (OvS, DPDK, Linux Kernel)A positive attitude, a growth mindset, and excellent interactions with others",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Remote/Senior-Software-Engineer--DPDK_JR1963358,"Hands-on work and engineer the next generation technology in this domain as well as working with world-class technical leaders in this domainEngage with customers and architects to understand use case definitions at a customer siteWork with upper layers applications like virtual switches (OVS, VPP, and etc.) and lower layers like driver, kernel, FW, and HW"
157,Nvidia,Mixed Signal Design Engineer - New College Graduate,"Master/PhD of Science or foreign equivalent degree, or equivalent experience in Electrical Engineering, Computer Engineering, or related field with strong analog design background.CMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET).Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA).Experience in crafting test bench environments for component and top level circuit verification.Behavioral modeling of analog and digital circuits.Strong debugging and analytical skills.Analog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Mixed-Signal-Design-Engineer---New-College-Graduate_JR1958436,"Define circuit requirements and complete design from schematic, layout, and verification to characterization.Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like.Take responsibility for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso.Optimize circuit to meet the specifications for system performance.Work with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings.Provide support for post-silicon bring-up and debugging."
158,Nvidia,NVIDIA Gaming Content Manager,"BA or BS college degree or equivalent experience6+ years of working experience in gaming industryStrong game development background and very familiar with 3D graphics tech, know well game engines like Unreal, UnityA hardcore gamer and understands the gaming landscapeExperience in managing gaming projects and software development schedulesExpert communication skillsStrong analytical skills which allow for creative methods to achieve results and solve problemsAbility to negotiate and close business deals - The ability to set one's own agendas, but also work very collaboratively and be willing to back-up other team membersStrong negotiation, organization and time management skillsWritten and oral English skill is essentialTenacity and attention to detail",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/NVIDIA-Gaming-Content-Manager_JR1963569,"Provide overall support to the Game Content organization.Sign developers/publishers into NVIDIAs partnership programs by pitching the benefits of extensive technical and co-marketing collaboration with NVIDIAManage contracts, track achievements, and revenue recognition reporting.Track projects, and provide analyses to senior management.Cross communicate with other partners to ensure accurate accounting and reportingGather/enter, maintain, digest and analyze data which tracks game content against NVIDIAs platform products and technology strategiesOversee and supervise the tracking and execution of various content-related initiatives.Ensure that key software performs well and is supported well on NVIDIA GPUs.Devise and execute go-to-market strategies which will drive sales of NVIDIA GPUs The candidate will be expected to provide and maintain plan of records (PORs) that outline key plans involving top game applications"
159,Nvidia,Senior Mixed Signal Circuit Design Engineer,"Master of Science or foreign equivalent degree in Electrical Engineering, Computer Engineering or related field with strong analog design background.Minimum 2 years analog design experience in industryCMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationBehavioral modeling of analog and digital circuitsStrong debugging and analytical skillsAnalog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Circuit-Design-Engineer_JR1963706,
160,Nvidia,Enterprise Software Test Development Engineer,"BS or higher degree in Computer Science (or equivalent experience) and 5+ years of work experience.Strong working knowledge of PCIe spec, verification, error injection related tests, and failure analysis.Developing technical validation solutions to security vulnerabilitiesFamiliar with ACPI, UEFI, IPMI spec, and knowledgeable/experience on server FW validation. Good communication/coordination/teamwork ability with develops/venders/internal team. Ability to handle multi tasks at the same time. Develop automation test infrastructure based data center. Strong Linux development and debugging experience. Linux Python script/automation/tools creation. Experience of working with teams in US. Working in multi cultural environment. Experience of developing x86/ARM based environment.Have implemented error handling for x86/ARM based servers, online and offline health monitoring tools.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Enterprise-Software-Test-Development-Engineer_JR1963573,The Job need to validate NVIDIA Enterprise Product server System and Security FW feature and automated it. Reproduce/analyze/verify customer issues. You will work closely with internal software development to come out good test infrastructure and develop intelligent tools for optimums validation process.
161,Nvidia,Silicon Validation Engineer (RDSS Intern),"Pursuing MS in EE, CE, CS Engineering.Good knowledge of signal integrity and analog interface characterization.Detail oriented, reliable, Self-motivated and able to work under pressure.Experience with scripting languages in one or more of Python, JavaScript, Perl.Experienced with lab tools (oscilloscopes, multimeters, logic analyzers)Good communication skills in English.Experienced with PCB layout and high-speed board design issue.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Silicon-Validation-Engineer--RDSS-Intern-_JR1962836-1,"Participate in silicon bring-up & validation of new silicon with the objective of driving product to mass production.Plan, develop and execute testing to validate a specific interface on the NVIDIA GPU/SoC silicones.Validate chip diagnostic software and tools to perform characterization to ensure compliance to industry standards.Design or commission tools on evaluation platforms to automate and optimize characterization, data collection, test case execution, and results analysis.Find innovative solutions to complex silicon and system level problems in order to enable product shipment.Debug ASIC and board issues related to logic design & signal integrity.Architect essential next-generation product features and work in multi-functional teams to drive them to production.Gain knowledge, experience, and best practices in validating a state-of-the-art GPU/SoC."
162,Nvidia,Senior CPU Architect,"Master's degree with a focus on CPU microarchitecture, or equivalent experience.6+ years of relevant experience.A deep understanding of the state of the art of CPU microarchitecture and architecture.A track record of CPU microarchitectural innovation with experience in one or more of the following broad areas.Front End CPU Uarch (Fetch, Decode, Branch Prediction).Midcore CPU uarch (Rename, Allocate, Scheduler, Integer/Vector Exec).Memory Subsystem CPU Uarch (MMU/TLB, Address Gen, Load/Store Units, L1, L2 caches, Prefetch).A history of generating innovative microarchitectural ideas to improve performance ; actively doing the performance modeling and debug to demonstrate the merit and limitations of these ideas; enabling the realization of the ideas with close engagement with design.verification/postSi bringup teams.Close collaboration with the lead microarchitect of the core to cooperatively solve issues and help realize the overall perf/area/power targets of the CPU core.A strong ability to communicate and advocate the merits and drawbacks of the microarchitectural ideas to fellow microarchitects, and implementation leads in a variety of mediums, both verbally and through presentations and documents.An enthusiasm, energy and drive in leading their part of the microarchitecture of the machine where they lead by doing.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-CPU-Architect_JR1963432,"Develop cycle-accurate architectural performance and power models for the CPU core of a complex high performance system-on-a-chip.Use models to analyze architectural tradeoffs related to CPU Performance and Power, identifying performance bottlenecks on deep learning (DL) workloads, high-performance computing (HPC) workloads, as well as industry standard benchmarks like SPECInt and SPECFp.Propose micro-architectural alternatives that fit within area, timing and power constraints for the design.Work with the performance verification team to validate the model, and to root cause disconnects between model projections and design (RTL)."
163,Nvidia,Senior Architect - Hardware,"Bachelors, Masters or PhD degree in Computer Engineering, Electrical Engineering (or equivalent experience).5+ years of architecture, design and/or verification experience.You have significant industry expertise in SoC architecture definition - Clocks, Resets, Automotive safety, Interconnects, Memory Controller, Boot, Virtualization, Power Management, Security, System Performance, IO technologies, (PCIE, Camera Interfaces, etc.), Multimedia accelerator pipelines, CPU, GPU, Coherency, Platform integration.Comfortable communicating and solving issues at all levels of architecture definition from micro-architecture to system level to software architecture.Excellent analytical, written, and verbal interpersonal skills and ability to work as part of a team.Background with C/C++/System C models.Experience in RISC-V CPU/accelerators/subsystem, High Definition Audio subsystem, security engines, DP/HDMI.Experience working in a globally distributed team.Proven scripting experience (Python, Perl, TCL, shell programming).",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Architect---Hardware_JR1963471,"Define future aspects of our processor, accelerator, SOC architectures.Hardware architecture end-to-end lifecycle ownership.Cross-disciplinary role driving Architecture/Hardware/Verification/Software co-design collaboration and execution.Review upstream product requirements, define downstream requirements, create specification documents, conduct technical reviews.C/C++/System C model development to validate architecture.Improving processes and methodologies that can improve efficiency and quality of result.Industry standards tracking & 3rd party IP technical evaluation."
164,Nvidia,Storage DevOps Engineer,"Experience with programming and debugging skills in a Linux environmentExperience with Kubernetes as well as conventional deployment techniques (like Puppet, Ansible, Salt)Understanding of HTTP APIs and how to analyze request logs to derive performance and stability indicatorsStrong habit to verify and document your workGood interpersonal skills, ability to present the current status and final project deliveriesUpper-intermediate verbal and written technical EnglishHands-on experience with Cassandra or similar databasesUnderstand the challenges of modern networks (10G/40G rates) along with the peculiarities of the Linux networking stackPrevious experience of working in a distributed international team'Pet' software project (We would love to see it! You can send us your code examples)Real passion for PC/mobile gaming",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Armenia-Remote/Storage-DevOps-Engineer_JR1962963,"Operate a set of Kubernetes clusters across the globeEnhance continuous integration and deployment processesDevelop and support custom Kubernetes components and extensionsMaintaining and improving the existing deployments of microservices, deploying new microservicesContainerize and deploy conventional services to KubernetesImproving monitoring and alerting systemsParticipating in code review process"
165,Nvidia,VLSI Physical Design Engineer Intern -  2023,"BS/MS/PhD in Microelectronics or related major courses taken in IC design or digital circuit designKnowledge of device model, processing technology, or chip designProject experience in IC design or ASIC designHands-on experience in EDA tools (physical design/verification, timing analysis or layout)Familiar with Perl/Tcl/Shell/Python scripting",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/VLSI-Physical-Design-Engineer-Intern----2023_JR1962900,"Responsible for all aspects of physical design (netlist->gds) of all chips at NVIDIA® (including GeForce®/Tegra™/Tesla™/Quadro™)Work on floorplan, power/clock distribution, placement, routing, timing/power/noise analysis, chip assembly, and physical verification"
166,Nvidia,"Senior Software Manager, HD Mapping - Autonomous Vehicles","Good communication and analytical skills. Ability to work with multiple teams in a dynamic environment.MS or PhD in Computer Science, Applied Math, Robotics, or equivalent experience7+ overall years related industry experience3+ management experiencePassionate about Artificial Intelligence for robotics and autonomous navigationStrive to learn new things and like solving hard problemsStrong experience in Computer Vision/ Deep Learning / Machine Learning. Strong programming and debugging skills in C++ and/or Python.Experience leading teams that are building HD maps in ChinaExperience and track record of leading teams focusing on applying Deep Learning to 3D Computer Vision and Autonomous Vehicles problemsBackground with Unsupervised or Self-supervised Learning",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Software-Manager--HD-Mapping---Autonomous-Vehicles_JR1963171,"Build a world class team of AI experts and very strong engineers to comprehensively deal with the crowdsourced mapping problem.Be a part of the leadership organization in China bringing our AV product to life.Lead the team by example, by bringing in technical expertise spanning mapping and deep learning.Build a team with strong engineering rigor.Work closely with OEM and other partners in China to build a compliant mapping solution.Stay up to date with the latest research and innovations in HD mapping, deep learning and drive implementation of new ideas to improve NVIDIA's Mapping solution."
167,Nvidia,Senior Validation Engineer,"BSEE or BSCE or equivalent experience5+ or more years validating complex systems.Outstanding verbal and written communication skills.Proven track record collaborating across teams and suppliers to deliver quality products on tight schedules.Previous experience working with ODM/JDM/OEM partnersDeep understanding of computing architectures.Experience with datacenter products including system management, security, networking, and storage.Background with x86/Arm server architectures and accelerated GPU computing.Track record of continuous process improvement with a passion for tools and automation.Coding experience with programming and scripting languages such as C/C++, JS and Python.Our technology has no boundaries! Nvidia is building groundbreaking innovative compute platforms for the world to use. It’s because of our work that scientists, researchers and engineers can advance their ideas. At its core, our visual computing technology not only enables an outstanding computing experience, it is energy efficient! We pioneered a supercharged form of computing loved by the most fast paced computer users in the world - scientists, designers, artists, and gamers.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Validation-Engineer_JR1960667,"Own validation of data center products from start to finish including test plan development, automation, design for validation requirements, resource planning, coverage metrics, test execution, bug resolution, and release to production.Collaborate with ODMs, component suppliers, and QA teams to ensure no gaps in coverage.Coordinate internal and external teams in different times zones.Develop system level stress and performance testing strategies using industry leading Deep Learning/AI applications.Solve complex system level hardware and software issues on GPU accelerated computing platforms.When travel restrictions are lifted, Travel required to visit JDM/ODM partners to assess capabilities, establish relationships, and assist in implementation of validation strategies."
168,Nvidia,Senior Verification Engineer - Memory Subsystem,B.Tech./ M.Tech. with 6+ years of relevant experienceExperience in verification of complex IPs/units and sub-systemsVerification experience using random stimulus along with functional coverage and assertion-based verification methodologiesExpertise in VerilogKnowledge in SystemVerilog or similar HVLFamiliarity with verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debugExperience in memory subsystem or network interconnect IP verificationGood debugging and analytical skillsScripting knowledge (Python/Perl/shell)Good communication skills & dream to work as a great teammate,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer---Memory-Subsystem_JR1963077,"Responsible for verifying the ASIC design, architecture and micro-architecture using advanced verification methodologies.Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Come up with test plans, tests and verification infrastructure for complex IPs/sub-systems.Responsible for performance and deadlock verification of the GPU memory subsystem unit.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Perform functional coverage driven verification closure.Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
169,Nvidia,"Senior Software QA Engineer, InCar - Autonomous Driving","B.Tech. or Equivalent degree in CS/CE/IT/ECE/EEEAt least 3+ year’s hands on testing experience in autonomous vehicles.Good understanding of autonomous driving stack modules such as sensor fusion, radar perception, camera perception, localization, behavior planning, HD maps etc is a MustExperience with Linux and/or QNX is required. Another embedded OS experience is helpful.Experience with programming language as Python/C/C++ is required.Ability to self-manage, show leadership, good analytical skill and communicate well.Should be an excellent teammate, with passion towards new technology/trends.Any certification course on Machine learning / Self-driving car.Hands-on test experience on production autonomous vehicles and products.Pragmatic experience on programming with practical case.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Software-QA-Engineer--InCar---Autonomous-Driving_JR1962098,"Implement the test activities in autonomous vehicle according to testing plan.Design the test case/test methodology according to the features of autonomous software and products, modify the test implementation according to project variance.Summarize the test result and compile the report accordingly, analyze the found issues and provide feedback to project team.Engage to make the test automationMeasure, track and follow to improve the performance of SW stack, components and (Deep Neural Networks) DNN algorithms from self-driving cars with complex SW architecture.Participate in review and provide feedback on product feature requirements, specifications, and technical design documents.Working closely with various team including project management, hardware, and software developers, contribute to the project progress according to planning."
170,Nvidia,"Senior Director, Drive AV Product Software","18+ years of overall experience, with 5 of those at Director or Senior Manager within the automotive or mobility industry in China.Master’s degree in Electrical Engineer, Computer Engineer or Computer Science, or equivalent experience.Clear understanding of technical and logistic challenges that must be met to deliver industry leading AV solutions in China.Ability to empower and lead a cross functional team to holistically deliver a successful AV solution.Excellent verbal, written and presentation communications skills, organizational capabilities, and collaborative and interpersonal skills.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Director--Drive-AV-Product-Software_JR1962884,"Building and leading a team of software engineers focused on Planning, Control, Integration, and testing work.Understand and deliver solutions that adapt our stack to the regional markets.Collaborate deeply with the rest of the AV component teams to deliver core pieces of the stack (independent of regional adaptation).Understand the local market and competition and help develop a competitive product.Lead the overall effort of NVIDIA Drive AV in China."
171,Nvidia,Digital Design Verification Engineer - Hardware (RDSS Intern),"Master Degree (or equivalent experience) in Electrical Engineering, Computer Science, or Computer EngineeringBackground in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.Experience in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.Perl, Python, C/C++ programming language experience.Good debugging and analytical skills.Good communication skills & dream to work as a great teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Digital-Design-Verification-Engineer---Hardware--RDSS-Intern-_JR1962743,"Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.Responsible for understanding the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
172,Nvidia,Physical Design Intern - VLSI,"MS in Microelectronics, EE, CS, or related majorCourses taken in IC design or digital circuit designKnowledge of chip design, Place&Route",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Physical-Design-Intern---VLSI_JR1962996-2,"Responsible for all aspects of physical design (Netlist to GDSII & Flow development) of all chips at NVIDIA. (including GeForce/Tegra/Tesla/Quadro)Work on floorplan(from top level to block level)Power/clock distributionPlacement, routing (from top level to block level)Timing/power/noise/DFM optimization and analysisChip assembly, and physical verificationFlow automation, regression testingWork with EDA vendors on tool evaluation and improvementDevelop inhouse tools and solutions"
173,Nvidia,ASIC Physical Design (RDSS Intern),"MS in EE or Microelectronics is preferredProject experience in IC design implementationCourses taken in circuit design, digital designHand-on experience in EDA software from Synopsys (DC/PT/Formality), Cadence (RC compiler/LEC) is helpfulProficient user of Python or TCL is helpfulProficient in English reading and writing",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/ASIC-Physical-Design--RDSS-Intern-_JR1962889,"Chip integration and netlist generationSynthesisRTL/netlist quality checkFormal VerificationConstraints creation and validation, timing budget.Work with ASIC team to analyze/resolve special timing issues.Cross-Team collaboration to implement chip partitioning and floorplanWork in conjunction with PR engineers to achieve timing closure for both partition and full chip levelAchieve special mode timing closure, such as io, test, clock, async etc.Function eco creationDevelop and improve entire timing closure flow from frontend (pre-layout) to backend (post-layout)Flow automation development for above areasMethodology in any of above areas."
174,Nvidia,"Senior Software Engineer, Mapping - Autonomous Vehicles","BS or MS in Computer Science or equivalent experience6+ years of proven experience building robust softwareAt least 3 years of C++ development experiencePassion for robotics and autonomous vehiclesDrive to learn new things and tackle meaningful problemsOutstanding communication and cross-team collaborationIndependent and analytical software engineering skillsExperience with mapping software in China (e.g., GCJ-02 coordinate system)Software development on embedded or automotive platformsGlobal-scale map building and geographic information systems (GIS)Background in 3D geometry and graphicsRuntime optimization of code using profilersStrong API and framework design skills",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Software-Engineer--Mapping_JR1962198,"Develop core functionality for map-based driving in China.Download map content on the fly based on car requests in a safety critical manner.Design and integrate algorithmic solutions into the core of NVIDIA AV.Fuse data from the map after localization with perception.Handle real-time system signals in the car running all over the world.Write safe embedded software code to run in real-time systems.Develop highly efficient product code in C++ and make use of algorithmic parallelism offered by GPGPU programming (CUDA).Produce code and designs following automotive quality and safety standards (AUTOSAR, ISO 26262).Review teammates' architecture, design, and software code.Mentor newer team members in software engineering and your unique expertise areasWhen needed, work with autonomous cars in person and work in office for access to map and sensor data"
175,Nvidia,Triage Development Tester - Autonomous Vehicles,"B.Tech. or equivalent degree in CS/CE/IT/ECE/EEE.At least 3+ year’s hands on testing experience in embedded software stack.Good understanding of autonomous driving stack modules such as sensor fusion, radar perception, camera perception, localization, behavior planning, HD maps etc is a must.Experience with Linux and/or QNX is required. Another embedded OS experience is helpful.Hands on experience of functional safety standards (ISO 26262), particularly in Autonomous systems.Ability to self-manage, show leadership, good analytical skill and communicate well.Should be an excellent teammate, with passion towards new technology/trends.Any certification course on Machine learning / Self-driving car.Hands-on experience in HIL/SIL setup and Testing. Knowledge of autonomous driving simulator (IPG Car Maker, Tass Prescan, etc...).",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Triage-Development-Tester---Autonomous-Vehicles_JR1962097,"Review and initial level triage of the failure events recorded during on road car drives.Identify, record, document, regress and RCCA (Root Cause & Corrective Action) internal and external filed bugs.Use simulation methods to craft critical test cases for the SW quality regression checks.Measure, track and follow to improve the performance of SW stack, components and (Deep Neural Networks) DNN algorithms from self-driving cars complex SW architecture.Participate in review and provide feedback on product feature requirements, specifications, and technical design documents.Working closely with various team including project management, hardware, and software developers, provide technical analysis of the Top Bugs filed and periodically publish statistical data reports to all partners.Responsible for the triage tooling update/implementation for automation."
176,Nvidia,"Senior Software Developer Engineer in Test, Replay Testing - Autonomous Driving","B.Tech. or Equivalent degree in CS/CE/IT/ECE/EEEAt least 3+ year’s hands on simulation testing experience in autonomous vehicles.Good understanding of autonomous driving stack modules such as sensor fusion, radar perception, camera perception, localization, behavior planning, HD maps etc is a MustExperience with Linux and/or QNX is required. Another embedded OS experience is helpful.Experience with programming language as Python/C/C++ is required.Experience with toolset as Simulink/CarMaker/CarSim/PreScan/Labview/Omniverse is required.Ability to self-manage, show leadership, good analytical skill and communicate well.Should be an excellent teammate, with passion towards new technology/trends.HIL/SIL experience on production autonomous vehicles and products.Pragmatic experience on programming with practical case.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Software-Developer-Engineer-in-Test--Replay-Testing---Autonomous-Driving_JR1962099,"Build up and maintain the test environment of replay/simulation based on available toolchain and project request.Design the test case/test methodology according to the features of autonomous software and products, modify the test implementation according to project variance, improve the test efficiency, test coverage and test quality continuously.Implement the Replay/Simulation test activities according to testing plan.Summarize the test result and compile the test report accordingly, analyze the found issues and provide feedback to project team.Research the new application or extension of available test methodology, develop the test methodology and setup according to improving request.Measure, track and follow to improve the performance of SW stack, components and (Deep Neural Networks) DNN algorithms from self-driving cars with complex SW architecture.Participate in review and provide feedback on product feature requirements, specifications, and technical design documents.Working closely with various team including project management, hardware, and software developers, contribute to the project progress according to planning."
177,Nvidia,Senior Digital Circuit Design Engineer,"You should have a B.S. or MS degree in Electrical Engineering or equivalent experience5+ years of experience working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferredHave a deep understanding of Verilog or SystemVerilog, logic design and circuit modeling in RTL for mixed-signal blocksExperience with industry standard verification methodologies, such as UVMProven experience with custom digital circuit design and adaptation algorithms, such as DFE, CTLE, CDR, and offset cancellationExperience with static timing tools (nanotime, primetime) and formal verification toolsHave a strong background in Perl and Python scriptingIf you have a background in computer architecture and deep learning, this is a plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Digital-Circuit-Design-Engineer_JR1962100,"You will be working with ASIC controller teams to define a unified interfaceHelp in streamlining workflows with proper scripts to increase efficiency and enables reusabilityBe actively involve in silicon bringup, build scripts that can be used for debug, QA, characterization and ATE"
178,Nvidia,"Design Engineer, PCIE","BS / MS or equivalent experience.3+ years of design experience.Experience in micro-architecture and RTL design of complex units.Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, Verdi).Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.Expertise in Verilog.Design experience in High Speed IO controllers like PCI Express.Good knowledge of PCI Express Protocol - Gen 3 and above.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a teammate.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Design-Engineer--PCIE_JR1962202,"Own the micro-architecture and RTL development of design modules for PCI Express Controllers.Micro-architect features to meet performance, power and area requirements.Work with HW and system architects to define critical features.Help verification teams to verify the correctness of implemented features.Collaborate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.Enable FPGA and software teams to prototype the design and ensure that software is tested.Work on post-silicon verification and debug."
179,Nvidia,GPU Unit Verification Engineer,B.Tech./ M.Tech. with 2+ years of relevant experience.Proficiency in Verilog and C++ and C.Familiarity with OOPs concepts.Hands-on experience in verification at Unit/Sub-system/SOC level.Good understanding of computer architecture concepts.Strong technical fundamentals with superior analytical skills and problem-solving skills.Exposure to industry standard verification tools for simulation and debug.Knowledge of Hardware functional safety protocols and processes.Prior experience in 3D graphics processing or processor verification.C/C++ programming language experience.Experience in scripting and tool development using Perl and Python.Excellent debugging skills.Good interpersonal and communication skills & dream to work as a great teammate.,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/GPU-Unit-Verification-Engineer_JR1962200-1,"As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading GPUs.Own verification of the ASIC design, architecture, golden models and micro-architecture of the GPUs using advanced verification tools and methodologies.Be responsible for ensuring that the verification meets the hardware functional safety standards required by Automotive applications.Build reusable bus functional models, traffic generators, monitors, checkers and scoreboards following coverage driven verification methodology.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
180,Nvidia,Architect - Performance Verification and Analysis,"BE/BTech or MS/MTech, or equivalent experience in relevant area, PhD is a plus. 3+ years of relevant experience dealing with system level architecture and performance issues.Strong understanding of System-on-Chip (SoC) architecture, graphics pipeline, memory subsystem architecture and Network-on-Chip (NoC)/Interconnect architecture.Solid programming (C/C++) and scripting (Perl/Python) skills. Exposure to Verilog/System Verilog, SystemC/TLM is a strong plus.Strong debugging and analysis (including data and statistical analysis) skills, including use for rtl dumps to debug failures.Exposure to performance simulators, cycle accurate/approximate models or emulators for pre-silicon performance analysis is a plus.Excellent communication and organization skillsAbility to work in a global team environmentStrong background in System Level Performance aspects for Graphics and High Performance ComputingExposure to GPU application programming interfaces like CUDA, OpenGL, DirectX . Expertise in data analysis and visualization",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Architect---Performance-Verification-and-Analysis_JR1961793,"Performance analysis/ bottleneck analysis of complex, high performance GPUs and System-on-Chips (SoCs).Work on hardware models of different levels of extraction, including performance models, RTL test benches and emulators to find performance bottlenecks in the system.Work closely with the architecture and design teams to explore architecture trade-offs related to system performance, area, and power consumption.Understand key performance usecases or the product. Develop workloads and test suites targeting graphics, machine learning, automotive, video, compute vision applications running on these products.Drive methodologies for improving turnaround time, finding representative data-sets and enabling performance analysis early in the product development cycle.Develop required infrastructure including performance simulators, testbench components and analysis tools"
181,Nvidia,Graphics Architect,"BE/BTech or MS/MTech in relevant area, or equivalent experience.Strong computer architecture and performance analysis basics.2+ years of experience with performance analysis or GPU driver experience.Hands on experience with Metal, Vulkan and DirectX API is a big plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Graphics-Architect_JR1961829,"Game Performance Analysis spanning CPU (OS, Driver) through GPU (HW Performance) limiters Active debug, prototyping (DirectX C++/DXIL/DXBC/HLSL) and development of performance ideas that can be brought to production with:Game Changes Driver Changes HW Features (for upcoming architecture) "
182,Nvidia,Senior Mixed Signal Circuit Design Engineer,"Master of Science or foreign equivalent degree in Electrical Engineering, Computer Engineering or related field with strong analog design background.Minimum 2 years analog design experience in industryCMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET)Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationBehavioral modeling of analog and digital circuitsStrong debugging and analytical skillsAnalog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc.Strong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Circuit-Design-Engineer_JR1961766,
183,Nvidia,System Software Engineer - GPU Server,"BS or MS degree in one of the areas of Electrical Engineering, Computer Engineering, Computer Science or equivalent experience3+ years experience in a related hardware/software positionStrong C/C++ programming skillsFamiliarity with PC architecture, and ability to work close to the hardwareBackground with PCIE, Nvlink or server product technologies like Infiniband, Ethernet is a plusPrevious experience of working on a large system software code base is preferableVery strong problem solving and debugging skillsAbility to self-manage, show leadership, and have good interpersonal skills",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/System-Software-Engineer---GPU-Server_JR1961445,"Working closely with architecture, hardware and driver teams through the product development lifecycle of computing and graphics processors, as well as compute products.Responsible for crafting software tools and infrastructure required for new chip development, validation, and productization.You will assess new hardware features and architect manufacturing diagnostic tests using pre-beta CUDA and OpenGL extensions.This job will require an understanding of our hardware and software architectures."
184,Nvidia,GPU Fullchip Verification Engineer,"B.Tech./ M.Tech. with 2+ years of relevant experience Proficiency in Verilog, C. Familiarity with OOPs concepts.Hands-on experience in verification at Unit/Sub-system/SOC level. Good understanding of computer architecture concepts.Strong technical fundamentals with superior analytical skills and problem-solving skillsKnowledge in SystemVerilog or similar HVL, experience in verification methodologies like UVM/VMM is highly desirableExposure to industry standard verification tools for simulation and debugPrior experience in 3D graphics processing, processor verification.C/C++ programming language experienceExperience in scripting and tool development using Perl and PythonExcellent debugging skillsGood interpersonal & communication skills & dream to work as a great teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/GPU-Fullchip-Verification-Engineer_JR1961656,"As a key member of our ASIC Verification team, you will verify the Graphics and Compute features of the GPUs.You will be responsible for system level verification of the ASIC design, architecture, golden models and micro-architecture of the GPUs using advanced verification tools and methodologies.Build reusable bus functional models, traffic generators, monitors, checkers and scoreboards following coverage driven verification methodology.Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.You will be working with architects, designers, and verification teams to accomplish your tasks."
185,Nvidia,Senior Software Quality Assurance Engineer,"Smart, diligent and motivated to work as Software QA Lead Engineer.A BS or MS in Electrical Engineering, Computer Science, or Computer Engineering with at least 4+ years of substantial work experience.Work Experience as a Software QA engineer is a must.Knowledge of different software testing techniques, code reviews, code coverage, unit and flow testing, use case testing, random, white and black box testing.Knowledge or experience with DFT, DFP is a plus.Familiar with Verilog and ASIC design principles, including knowledge of logic cells.Software engineering: software design, algorithms, and QA.Strong C++ programming experience.Strong programming and scripting skills in Python or Tcl desired.Having strong interpersonal skills will serve you well in this role.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Software-Quality-Assurance-Engineer_JR1961508,"Architecting highly automated and customizable Software Quality process for design flows using software engineering with modular design and object-oriented techniques.Crafting test plans, identifying, and writing test cases based on the user requirements, and providing automation of testing.Performing Code reviews, static analysis, and dynamic testing.Continuously delivering high quality, bug free Software Applications.Work closely with our diverse team members on flows to provide DFT, and DFP methodologies for industry-leading chip designs.Support development of tools using C++/Python/TCL.Work cross functionally with DFT Methodology, Implementation, and design teams with important DFT and power tools support."
186,Nvidia,Senior Software Developer Engineer in Test - Autonomous Vehicle,"B.Tech. or Equivalent degree in CS/CE/IT/ECE/EEEAt least 3+ year’s hands on testing experience in autonomous vehicles.Good understanding of autonomous driving stack modules such as sensor fusion, radar perception, camera perception, localization, behavior planning, HD maps etc is a MustExperience with Linux and/or QNX is required. Another embedded OS experience is helpful.Experience with programming language as Python/C/C++ is required.Ability to self-manage, show leadership, good analytical skill and communicate well.Should be an excellent teammate, with passion towards new technology/trends.Any certification course on Machine learning / Self-driving car.Hands-on test experience on production autonomous vehicles and products.Pragmatic experience on programming with practical case.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Shanghai/Senior-Software-Developer-Engineer-in-Test---Autonomous-Vehicle_JR1961332,"Implement the test activities in autonomous vehicle according to testing plan.Design the test case/test methodology according to the features of autonomous software and products, modify the test implementation according to project variance.Summarize the test result and compile the report accordingly, analyze the found issues and provide feedback to project team.Measure, track and follow to improve the performance of SW stack, components and (Deep Neural Networks) DNN algorithms from self-driving cars with complex SW architecture.Participate in review and provide feedback on product feature requirements, specifications, and technical design documents.Working closely with various team including project management, hardware, and software developers, contribute to the project progress according to planning."
187,Nvidia,Senior Mixed Signal Design Engineer,"BS or MS in Electrical Engineering, PhD preferred.5+ years of design experience in CMOS analog / mixed-signal circuitWorking knowledge of Cadence custom design tools, circuit simulator, timing analysis toolSomeone who's an exceptional teammate with good interpersonal skillsValidated experience in leading and mentoring designersYour extensive design experience in Data Converters, Tx, Rx, CDR, PLL for high speed IO interfacesIn-depth understanding of deep submicron CMOS process and related circuit design issuesProven experience in silicon bring-up, debugging and use of lab instrumentation is requiredKnowledge in system level timing budget, signal integrity, and power integrity is a plusExperience in Verilog, Matlab, Nanotime is helpful",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Design-Engineer_JR1961539,"You will be part of the design and implementation of high speed interface circuitsHave the chance to create projects including high speed transceivers and high frequency PLLsBecome involved in the design, simulation, and verification of mixed-signal circuitsLead mask designers, provide mentorship for floorplan and layout designProvide support to the lab characterization of silicon, and pursue the challenges of circuit design in deep submicron CMOSYou will take designs through implementation and productizingCollaborate with multi-functional teams"
188,Nvidia,Power Design Engineer,"BS or MS in EE degree (or equivalent experience) in power engineering.3+ years of proven experience in a similar role, preferably in the datacenter industry.Proficient in modern circuit design tools - preferably Cadence Allegro Schematic Design and Allegro PCB LayoutTechnical knowledge in one or more in the following area: Analog/digital control theories; High density power conversion - DC/DC and AC/DC; Power Distribution Network (PDN) analysisRelevant device material (such as inductors, transformers, MOSFETs, etc), their characteristic, technical limitations, the industry players and their eco-system trendsTeam oriented with a ""can do"" attitude, highly enthusiastic in solving multi-disciplinary challengesMotivated and thrive in fast paced dynamic environmentsExcellent verbal, written and presentation communications skillsKnowledge of substrate and die integration of power solutions.Experienced with Signal Integrity, Power Integrity, EMI.Proficient with lab equipment, troubleshooting skills and writing diagnostic scripts/programs.Experience in working with suppliers, vendors and/or customers.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/Power-Design-Engineer_JR1961350-1,"Design datacenter system power solutions, such as switches and adapters.Perform validation of system power solutions.Design power solution test platformsCollaborate, provide feasibility analysis, present options and review of ODM power solutions.Execute system power bring up and debug.Define system power testing specifications.Engage with vendors to resolve system power issues."
189,Nvidia,Verification Engineer,"You should be BTech/MTech having a proven track record in verification closure of complex Unit, Sub-system or SOC level verificationExperience in the latest verification methodologies like SV, UVM, formal verification, C/C++ based verification is a must.Knowledge about features of complex SOC's including CPU, Memory Subsystems, SOC fabrics, High speed IO's, BOOT and power management sub-systems would be advantageous.Excellent influencing skills resulting in collaboration with cross-cultural, multi geography and matrixed teamsGood debugging, analytical and problem solving skillsGreat interpersonal skills and ability to work as an excellent teammateKnowledge of ASIL standard would be a significant plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer_JR1961369,"Define and implement verification Methodology of Safety features distributed across the chip.Ensure that the verification methodology at unit, cluster and at SOC level is in accordance to automotive safety workflows.Work with stakeholders across various teams within the company to develop tools, flows and infrastructure to demonstrate verification traceability.Propagate safety culture within the wider organization, mentor junior team members"
190,Nvidia,"ASIC Design Engineer, BOOT and Power Management","You should be BTech/MTech having a proven track record in crafting complex Units and CPU/micro-controller based Sub-systemsKnowledge of security standards, protocols and system security architectures of modern SOC's would be a significant plusExcellent influencing skills resulting in collaboration with cross-cultural, multi geography and matrixed teamsGood debugging, analytical and problem solving skillsGreat interpersonal skills and ability to work as an excellent teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Hyderabad/ASIC-Design-Engineer--BOOT-and-Power-Management_JR1961366,"Own micro-architecture and RTL development of design modulesMicro-architect features to meet performance, power and area requirementsWork with HW architects to define critical featuresWork with verification teams to verify the correctness of implemented featuresPartner with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable."
191,Nvidia,Senior ESD Design and Methodology Engineer,"In house ESD design rule and checker flow creation on cell and chip levelWork with silicon failure analysis team to root cause ESD and reliability related damagesBSEE, BSCE or equivalent international education or equivalent experience.5+ years of experience working experience related to ESD. Previous experience in design tool implementation a plus.Working knowledge with chip design layout tools for chip and cell level reviews.Familiar with ESD testers and ATE environment.Practical experience with silicon failure analysis procedures.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-ESD-Design-and-Methodology-Engineer_JR1961348,"Design overall ESD solution for multiple advance process nodesCoordinate with circuit design team in creating silicon process dependent ESD strategyConduct post design review base on in-house design check and layout reviews, this is done by performing electrical checks with industry leading toolsReview ESD qual data with test team to correlate expectation and actual performanceESD test shuttle planning and implementation on forward looking processes"
192,Nvidia,Senior HR Generalist,"For this role, you will need to have Bachelor degree plus a minimum of 10 years+ of solid HR experience supporting fast growing organizations as a business partner on management teamsWe are looking for someone who has excellent verbal/written communication skills and exceptional consulting skillsYou should be able to show the ability to lead/influence at all levels and a consistent track record of quickly producing quality resultsA team member that is customer focused and can respond to client needs quickly and efficientlyFlexibility and your ability to adapt quickly to different organizational cultures and various styles of interactionStrong knowledge of local HR policies and practicesFluent English",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-HR-Generalist_JR1959422,"Partner with Business and HR leaders on Staffing, HR programs planning and implementationYou will be able to deliver L&D core programs, e.g. New Hire Orientation, New Manager Orientation, fundamental development programsSupport managers in employee relations and engagement activitiesEnsure compliance on labor laws, HR policies and proceduresManage local HR operations and processes"
193,Nvidia,"Research Scientist, Computer Vision - Deep Learning","Must hold a Ph.D. in Computer Science/Engineering, Electrical Engineering, etc., or have equivalent research experience.Excellent knowledge of theory and practice of computer vision and deep learning methods.Excellent programming skills in some rapid prototyping environment such as Python; C++ and parallel programming (e.g., CUDA) is a plus.Knowledge of common machine learning frameworks, such as PyTorch.Outstanding research track record.Very good publication record.Excellent communications skills.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Research-Scientist--Computer-Vision---Deep-Learning_JR1960130,"Research, design and implement novel computer vision and deep learning methods.Publish original research.Collaborate with other team members and teams.Mentor interns.Speak at conferences and events.Transfer technology to product groups.Collaborate with external researchers."
194,Nvidia,Senior Mixed Signal Design Verification Engineer,"Bachelors Degree in EE, CS or CE with at least 2 years of relevant experience or an Advanced Degree with equivalent experienceExperience in deep sub-micron process design experience in CMOS Analog / Mixed Signal Circuit DesignBackground with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationExpertise in System Verilog or similar HVLStrong debugging and analytical skillsPerl and C/C++ programming language experience desirableStrong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Design-Verification-Engineer_JR1961149,"As a key member of our circuit verification team, you will verify the design and implementation of the industry's leading GPUResponsible for verification of the Mixed Signal CMOS circuit design, architecture, golden models using advanced verification methodologiesYou are expected to understand complex mixed-signal CMOS circuits design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Work closely with Multi-functional teams, circuit and logic design, verification, test engineering to accomplish tasks."
195,Nvidia,SOC Design Engineer,"B.Tech or M.Tech or equivalent experience in Electronics or Computer Engineering.5+ years of industry experience in chip design, specializing in SOC integration and design automation. Padring and fuse / floorsweep design experience is a plus.Excellent analytical and problem-solving skills.Experience in RTL design (Verilog), System-On-Chip design/implementation flow, and design automation.Strong coding skills in Perl, Python, or other industry-standard scripting languages.Exposure to various Chip Design Functions to be able to collaborate and solve complex cross functional problems.Excellent communication skills to interact with cross functional teams to build consensus.Good teamwork spirit and collaboration skills with team members.Experience in synthesis, physical design and DFT s a plus.Experience in RTL Build and Design Automation is a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/SOC-Design-Engineer_JR1961033,"Define and develop system-level methodologies, tools, and IPs to build SOCs in an efficient and scalable manner.Work on SOC Assembly and drive cross-functional teams towards SOC milestone execution.Identify pain points and inefficiencies in the front-end chip implementation process and propose ideas to solve them.Responsible for front-end design quality checks, reviews and driving those with cross-functional teams."
196,Nvidia,Senior Application Perf Architect,"BE/BTech or MS/MTech in relevant area, or equivalent experience.Strong computer architecture and performance analysis basics.3+ years of experience with performance analysis or GPU driver experience.Hands on experience with DirectX and DXIL (LLVM) and an expertise with DirectX API in general is a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Application-Perf-Architect_JR1960918,"Game Performance Analysis spanning CPU (OS, Driver) through GPU (HW Performance) limiters Active debug, prototyping (DirectX C++/DXIL/DXBC/HLSL) and development of performance ideas that can be brought to production with:Game Changes Driver Changes HW Features (for upcoming architecture) "
197,Nvidia,GPU Verification Engineer,"B.Tech./ M.Tech. with 2+ years of relevant experience Proficiency in Verilog, C. Familiarity with OOPs concepts.Hands-on experience in verification at Unit/Sub-system/SOC level. Good understanding of computer architecture concepts.Strong technical fundamentals with superior analytical skills and problem-solving skillsKnowledge in SystemVerilog or similar HVL, experience in verification methodologies like UVM/VMM is highly desirableExposure to industry standard verification tools for simulation and debugPrior experience in 3D graphics processing, processor verification.C/C++ programming language experienceExperience in scripting and tool development using Perl and PythonExcellent debugging skillsGood interpersonal & communication skills & dream to work as a great teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/GPU-Verification-Engineer_JR1960804-1,"As a key member of our ASIC Verification team, you will verify the Graphics and Compute features of the GPUs.Responsible for system level verification of the ASIC design, architecture, golden models and micro-architecture of the GPUs using advanced verification tools and methodologies.Build reusable bus functional models, traffic generators, monitors, checkers and scoreboards following coverage driven verification methodology.Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.You will be working with architects, designers, and verification teams to accomplish your tasks."
198,Nvidia,Design Verification Engineer - PCIE,"B.Tech./ M.Tech. with 2+ years of relevant experience Experience in verification at Unit/Sub-system/SOC level and expertise in Verilog and SystemVerilogExpertise in comprehensive verification of IP or interconnect protocols (e.g. PCI Express, USB, SATA)Background in developing and working in functional coverage based constrained random verification environmentsExperience in DV methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debugExcellent knowledge of PCIE protocol - Gen3 and above Good understanding of the system level architecture of PCIE/CXL-based designsPerl, Python or similar scripting and SW programming language experienceGood debugging and analytical skillsGood interpersonal skills & dream to work as a great teammate",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Design-Verification-Engineer---PCIE_JR1960805,"You will be responsible for verification of the ASIC design, architecture, golden models and micro-architecture of PCIE controllers at IP/sub-system levels using state-of-the-art verification methodologies such as UVM.Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.You are expected to understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.Collaborating with architects, designers, and pre and post silicon verification teams to accomplish your tasks."
199,Nvidia,Senior Software Engineer - Server Manageability,"Domain expertise in BMC Firmware development on X86 or ARM Platforms including BMC-BIOS communication, thermal management, power management, firmware update, device monitoring, firmware security, etc.Solid experience of end-to-end delivery of high-end enterprise servers from definition to customer deployment.Solid understanding of low level interfaces between SBIOS, BMC and OS like I2C/SPI/PCIe/JTAG etc. PCIe enumeration, IO at platform level for enterprise systems.Experience working closely with HW teams, ODMs and vendors to introduce and support server platforms. Experience with C/C++ development, bash/python for scripting, and debugging skills in embedded Linux operating environmentsYou should possess excellent written and oral communication skills, good work ethics, high sense of team-work, love to produce quality work and commitment to finish your tasks every single day. You are a self-starter who loves to find creative solutions to exciting problemsMaster’s Degree, or a PhD; in Electrical Engineering or Computer Science, and 8 years of experience, with demonstrated strong ability as individual contributor Contributor to industry standards like Open Compute, IPMI, DMTF Standards, and open sourceProven record in delivering BMC or equivalent manageability stack for enterprise servers with AMI SPX firmware stack. ",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Software-Engineer---Server-Manageability_JR1960269,"Design, Implement and deliver innovations for managing GPU based AI servers with focus on OOB management, firmware development, server architecture and building systems for enterprise.Design solutions for errors, stats & configuration appropriate to CPU, GPU, DIMM, SSDs, NICs/IB, PSU, BMC, FPGA, CPLD etc. for enterprise readiness of NVIDIA Server platformDesigning and developing performance optimized active monitoring BMC solutions using DMTF Standards including MCTP, Redfish, SPDM and PLDM specificationsInstrumenting code to ensure maximum code coverage, writing and automating unit tests for each implemented module and maintain detailed unit test case reportsProviding software quality reports based on static analysis, code coverage, CPU load.Working with security team to ensure developed code is in line with product security goalsWorking closely with hardware teams to influence hardware design and review HW architecture & schematics.Drive definition and end to end delivery of all platforms by collaborating with internal teams, ODMs/OEMs and industry partners for AI servers.Work on new server platform enablement, platform bringup and feature development throughout EVT/DVT/PVT phases along with NVIDIA ODM partners.Work on enabling NVIDIA OEM Partners on NVIDIA HXG baseboard management on the OEM Off-the-Shelf server platformsWorking with QA/Test architects to come up with proper test tools and automation for qualifying the whole system software and firmware stack.Chip into all phases of product development, from product definition and architecture and design, through implementation, debugging, testing and early customer support."
200,Nvidia,Assistant Solution Architect (Term-based),Meet IPP criteria:Singapore citizen or Singapore Permanent Resident.Able to meet academic entry requirements to a PhD or Masters by research in a Singapore-accredited University.,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Singapore-Singapore-Suntec-Tower/Assistant-Solution-Architect--Term-based-_JR1960474,"Successfully complete the PhD or Masters based on the research topic as agreed between NVIDIA and the Singapore-accredited University, within the funding duration.Be the technical resource for NVIDIA technology such as Omniverse, Jetson, RAPIDS, NGC, Deep Learning toolkits, etc.Be part of NVIDIA’s NVAITC mission to promote accelerated AI to the technology ecosystem, through activities such as:Drive usage and adoption of GPU technology with Universities through collaboration activities.Undertake leadership role to provide guidance and skills training to future interns and student ambassador.Support collaboration activities with Enterprise team.Work on and experience NVIDIA technology to develop tutorials, demo and workshop materials.Participate and support NVAITC research activities in areas such as computer vision, medical imaging, human AI collaboration, etc."
201,Nvidia,GPU Firmware Engineer,"BS (or equivalent experience) or MS degree in CS/CE5+ years' experience in developing device BIOS, firmware, or other low-level(HW control) softwareFamiliar with industry standard including SPI, I2C and specification of PCI-E, UEFI and PLDMExperiences with cross platform (CPU, OS, and EDK) application design and supportDeep understanding of software process including requirement analysis, data formalization and interface designStrong C++ or C skillsEven stronger communication skillsSecure software fundamentals including cryptography, authentication/attestation, and chains of trustEasy to work with, as you’ll constantly work closely with both hardware designers and other software engineers to design, develop, and debug functional (and non-functional!) aspects of GPU subsystemsExperience in x86 assembly and knowledge of the PC architectureA background with display technologies, DP, HDMI, and VGA/VESA specsInvolvement with PCI/PCIe architecture and PLDM infrastructureEEPROM/Flash and storage device programming experiencesKnow-how in developing for UEFI environmentsPractice with secure development techniques such as threat models, attack trees, static/dynamic analysis, and fuzzingPassion for your work",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Taipei/GPU-Firmware-Engineer_JR1952620,"Design, develop, test, debug, and optimize GPU firmware and boot software throughout the entire GPU family lifecycleDesign and implement SW tool applications built for GPU firmware support and various mainstream OSCollaborate with hardware, software, and business teams to transform new firmware features from idea to realityInteract with leading OS and PC vendors to improve and innovate on the startup experienceImprove team software process and core infrastructure via projects dealing with build systems and regression farmsContinuously evaluate and improve security for firmware and tools"
202,Nvidia,Senior Physical Design Engineer,Bachelor's or a Master’s degree in Engineering.5+ years of hands-on experience in Physical design.Place and route tool experience with Synopsys ICC2 or Candence InnovusStatic timing analysis with Synopsys Primetime.Understanding of DFT and multi-mode timing analysis.Ability to automate flows.,https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Physical-Design-Engineer_JR1959985,"Responsible to Floor Planning and Place and route (P&R) of High-performance chip partitions.Integration on Analog IO’s and macros.Work on power grid planning, Clock tree Synthesis (CTS) and timing closure.Multi mode and multi corner timing closure, RC extraction, Cross talk, IR drop and EM analysis.Work with the Front-end teams to update and tune timing constraints.Debugging timing violations and rolling in functional, Timing ECO’s and netlist formal verification.Physical verification- ERC, DRC, LVS etc."
203,Nvidia,Verification Engineer - ASIC,"BS / MS or equivalent experience.3+ years of design experience.Experience in ASIC verification of complex design units for at least one or two projects.Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired.Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory.Working knowledge of DRAM specifications like HBM and LPDDRx memory standards.Good debugging and problem solving skills.Scripting knowledge (Python/Perl/shell).Good interpersonal skills and ability & desire to work as a part of a team.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Verification-Engineer---ASIC_JR1959046,Own ASIC verification of IP/Cluster for complicated designs in RTL.Work with HW architects and designers to make the right implementation choices.Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.You will work with the specifications and ensure functional and code coverage of all the RTL which you will verify.Partner with and enable FPGA and S/W teams to ensure that S/W is tested.Be involved with post-silicon verification and debug.
204,Nvidia,Senior Mixed Signal Design Engineer,"BSEE or MSEECandidate must have 5+ years of well-rounded high Speed memory (LPDDR, DDR, GDDR, HBM) or SerDes related design experience.A teammate with good interpersonal skillsSystem level timing budgets, specs and analysisIn-depth understanding of deep submicron CMOS FinFET process and circuit design issuesFamiliarity with device reliability, ESD and Latch-Up requirementsSupervise layout development and understand all ESD/Latch-Up, reliability rulesBroad circuit design and implementation knowledge with significant depthWorking Knowledge of package substrate, board design and power delivery is a plus.Strong background of Cadence custom design tools, various circuit simulators like Hspice, XA, FineSim, SpectreWorking knowledge of Verilog, Nanotime, Matlab is plusHands on with Lab test and measurement equipment is a plus",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Design-Engineer_JR1959575,Mixed-Signal/Analog circuit design for High Speed Memory I/O InterfacesSolve challenge of circuit designs in deep submicron CMOS FinFET processesTake designs through productization and be involved in all stages of developmentWork with multi-functional teams to optimize the designs
205,Nvidia,Senior CPU Verification Engineer,"BS or MS in Electronics Engineering with 4+ years of experienceGood grasp of Design Verification MethodologiesSV/UVM or equivalent verification languages and methodologies.Strong problem solving - more specifically DV code like stimulus, models, constraints, coverage.Good grasp of typical Testbench architecture and Verification componentsStrong Understanding of CPU Architecture/computer organisation and design, specifically understanding load/store, caching and coherency concepts is a plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-CPU-Verification-Engineer_JR1958889,"You will own developing verification components like checkers, models, coverage, stimulus etc. Work closely with the Architecture, RTL and Formal verification teams to both understand the micro-architecture and also to ensure bug free RTL. Participate in Design specification reviews, architecture reviews, other unit and integrate testplan reviews.Build DV code and Algorithms that are high quality with excellent time/space complexity, that scales well to higher testbenches.You will actively work on understanding the ARM architecture, coherency protocols like CHI and the unit micro-architecture. Become an expert on the CPU load/store, MMU, caching, coherency/consistency, fabric and related areas. Design and Verify the next generation of NVidia CPU and SoC's!"
206,Nvidia,Senior Mixed Signal Design Verification Engineer,"Bachelors Degree in EE, CS or CE with at least 2 years of relevant experience or an Advanced Degree with equivalent experienceExperience in deep sub-micron process design experience in CMOS Analog / Mixed Signal Circuit DesignBackground with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like HSpice, Finesim, XA)Experience in crafting test bench environments for component and top level circuit verificationExpertise in System Verilog or similar HVLStrong debugging and analytical skillsPerl and C/C++ programming language experience desirableStrong communication skills and ability & desire to work as a great teammate are huge plus.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Taiwan-Hsinchu/Senior-Mixed-Signal-Design-Verification-Engineer_JR1958507,"As a key member of our circuit verification team, you will verify the design and implementation of the industry's leading GPUResponsible for verification of the Mixed Signal CMOS circuit design, architecture, golden models using advanced verification methodologiesYou are expected to understand complex mixed-signal CMOS circuits design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Work closely with Multi-functional teams, circuit and logic design, verification, test engineering to accomplish tasks."
207,Nvidia,Senior Software Sales Manager - Enterprise,"Bachelor’s degree minimum or equivalent experience. Master’s degree is desirable.8+ years of sales experience in high technology systems and software responsible for the full sales cycle (prospecting, customer presentation/demos, negotiating, and closing the sale).Strong customer/partner relationship skills.Experience building and implementing a sophisticated sales strategy across multiple organizations.Business knowledge of the software product markets.Experience utilizing Salesforce (SFDC) or equivalent tools for pipeline management.A passion for winning, a strong interest in business strategy, excellent collaboration skills with a wide variety of internal team members, self-starter, self-confident individual with integrity and accountability, Highly motivated, competitive and attracted to an exciting opportunity. A proven ability to work in a fast-paced environment where strong listening skills are essential as is having strong problem solving, written, verbal and social skills along with excellent presentation skills.Technical knowledge of NVIDIA products and services.Good English communication skill in email and telephone-conference. Proficient Japanese communication skill is must.Do you have a high degree of intellectual flexibility, and a track record of successfully growing revenue for new innovative technology based solutions? If so, we'd love to hear from you.Effective leadership history in business strategy execution and business growthExperience selling enterprise software with a record of success.Demonstrated knowledge in influencing business practices and products to better align with customer needs.Can demonstrate a strong technical foundation to establish credibility with customers and/or partners.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Japan-Tokyo/Senior-Software-Sales-Manager---Enterprise_JR1957321,"Contribute to and be responsible for revenue growth of our portfolio of enterprise software products across Japan.Develop the enterprise software growth strategies with Go-To market plans, competitors and market analysis, building a robust ecosystem, account sales plans and trainings working closely with various groups such as account sales, industry vertical sales, business developments, solution architects, marketing, sales operations, and partner sales as well as ISVs, OEMs, Startups and Resell partners.Opportunity management - direct and via OEM and channel partners (NPN) with accurate forecasting and reporting on sales activities including pipeline development and progression.Co-selling and pro-active engagement on end user opportunities with sales, OEMs, Channel Partners and VARs to deliver against a defined revenue target.Communicate NVIDIA technology impact and value to the region; build demand for NVIDIA technologies in such as the Virtualized Datacenter(e.g. VMware/RedHat), Conversational AI and Data Science / Machine Learning segments working with marketing team.Coordinate appropriate engagement of company resources including WW team to ensure sales success."
209,Nvidia,Senior Verification Engineer,"BS / MS with 2+ years of experience in design verificationExposure to design and verification tools (Verilog/SV or equivalent, VCS or equivalent simulation tools, debug tools like Debussy, GDB).C/C++ programming/scripting language experience desirable.Experience in SoC verificationGood debugging and analytical skills.Scripting knowledge (Python/Perl/shell).Good communication skills and ability & desire to work as a team player",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer_JR1956429,"Be responsible for verifying the ASIC design, architecture and micro-architecture using advanced verification methodologies.You are expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.Come up with test plans, tests and verification infrastructure for complex IPs/sub-systems.Use advanced verification methodologies like SV/UVM."
211,Nvidia,CPU Verification Engineer,"Experience with full stack development - from verifying sequences at SW simulator level, to getting the overall end-to-end sequence working on silicon with a full sw stackStrong verification fundamentals and able to juggle working on full chip testbenches and on FPGA/SiliconProficient in CPU architecture (ARM knowledge is desirable), Verilog, SystemVerilog and possess strong debugging skills.Bachelors/Masters or equivalent experience in Computer Science or electrical engineering from a reputed engineering college and 3+ years of industry experienceExperience on CPU unit/microarchitecture verificationWorked on complex coverage driven verification projectsExperience of collaborating with geographically diverse cross-functional teams",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/CPU-Verification-Engineer_JR1951496,Work on NVIDIA's next generation CPUVerify micro-architecture/architecture features at unit level or subsystem or full chip testbenches including FPGA/SiliconWork along with CPU architects in creating verifiable designs
212,Nvidia,"Senior Manager, Autonomous Machine Business Group","10+ years Embedded Product and Sales experience and experience managing a teamSuccessful experience with Japanese industrial companiesExecutive-level sales knowledge and experienceExcellent both English and Japanese / communication / presentation skillsGood organization ability / proactiveData Center business experience is a plusDistributor and channel management experience is helpfulFamiliar with AI DL, Embedded Linux and Android environments is a plusEducation: BS EE, Computer science is plusStrong customer relationship skillsAmbitious, inventive, market savvy, creative thinking",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Japan-Tokyo/Senior-Manager--Autonomous-Machine-Business-Group_JR1951448,"Enthusiastically grow Automotive, Factory Automation, Robotics, Smart-city (AI video surveillance) businesses with our embedded (Jetson) and data center productsBalance distributor, channel and PartnersMatchmaking and bridge global end customers with embedded and enterprise system partnersDevelop outstanding strategic relationships with customers' R&D and procurement teams in order to understand customers' system architecture, existing solutions, development plans and competitionDevelop new opportunity pipelines and drive design winsUnderstanding and guide delivery of NVIDIA value proposition, key features, product messages, positioningEngage appropriate NVIDIA resources as part of a virtual sales teamProvide market and partners feedback to product teams to drive strategic alignmentProvide projects pipeline, forecast and accounts update periodically"
213,Nvidia,Senior Business Development Manager - Consumer Internet,"Bachelor's or above degree required, MBA a plus, or equivalent experienceSuccessful track record of achieving revenue targets and building strategic business relationship15+ years of direct sales experience is required, strategic key account management experience is preferredDirect experience in working with the IT industry in a business development or sales role representing systems, software, networking, cloud or other related products, be familiar with Internet industry workload is preferredStrong analytical skills, including the ability to do market assessments and make market driven recommendationsQuick learner with open mindExcellent team player to lead and collaborate with v-teamExcellent presentation and verbal communication skills in both Mandarin and EnglishBased in Beijing is preferred, Shanghai and Shenzhen are alternatives, able to travel as much as >50% of the timeA history of implementing successful long term technology partnerships with CSP and consumer internet industryDeep understanding about internet business, working experience in internet company is a plusVery strong technical background, knowledge and experience about AI , including but not limited to recommender, advertisement, search, CV, speech, NLP and etc.Critical thinking",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Beijing/Senior-Business-Development-Manager---Consumer-Internet_JR1951444,"Cooperate with TOP internet company customerGrow revenue and market share for primarily NVIDIA Enterprise line of productsBuild, maintain and improve strategic account business relationship, understand and drive industry/customer core workloads and applications with GPU accelerationBe the key point of contact and relationship owner for a defined set of mid-platforms, business units in the key customer, direct engagement with C level executive of customer and partnersConduct market assessments from both business and technical views, and make market driven recommendations in respect to product, solution, and programs to the customersWork closely with NVIDIA internal teams, OEM/ODM, ISV/SI , and Big data and Cloud related partners to build and execute go-to-market plans to accelerate growth and adoption of NVIDIA product family within the defined strategyEvangelize the use of NVIDIA products and technologies to end customers and partners"
214,Nvidia,Senior CPU Verification Engineer,"Experience with full stack development - from verifying sequences at SW simulator level, to getting the overall end-to-end sequence working on silicon with a full SW stack.Strong verification fundamentals and able to juggle working on full chip testbenches and on FPGA/Silicon.Proficient in CPU architecture (ARM knowledge is desirable), Verilog, SystemVerilog and possess strong debugging skills.Bachelors/Masters or equivalent experience in Computer Science or electrical engineering from a reputed engineering college and 3+ years of industry experience.Experience on CPU unit/microarchitecture verification.Worked on complex coverage driven verification projects.Experience of collaborating with geographically diverse cross-functional teams.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-CPU-Verification-Engineer_JR1951495,Work on NVIDIA's next generation CPU.Verify micro-architecture/architecture features at unit level or subsystem or full chip testbenches including FPGA/Silicon.Work along with CPU architects in creating verifiable designs.
215,Nvidia,Senior Business Development Manager - China Consumer Internet,"Bachelor's or above degree required, MBA a plus, or equivalent experience.Successful track record of achieving revenue targets and building strategic business relationship.12+ years of direct sales experience is required, strategic key account management experience is preferred.Direct experience in working with the IT industry in a business development or sales role representing systems, software, networking, cloud or other related products, be familiar with Internet industry workload is preferred.Strong analytical skills, including the ability to do market assessments and make market driven recommendations.Quick learner with open mind.Excellent team player to lead and collaborate with v-team.Excellent presentation and verbal communication skills in both Mandarin and English.Based in Beijing , and able to travel as much as >50% of the time.A history of implementing successful long term technology partnerships with CSP and consumer internet industry, subject matter expertise in Big Data or Cloud.Strong technical background, knowledge and experience about AI.Critical thinking.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/China-Beijing/Senior-Business-Development-Manager---China-Consumer-Internet_JR1951232-1,"Cooperate with TOP internet company customers.Grow revenue and market share for NVIDIA Enterprise line of products.Build, maintain and improve strategic account business relationship, understand and drive industry/customer core workloads and applications with GPU acceleration.Be the key point of contact and relationship owner for a defined set of mid-platforms, business units in the key customer, direct engagement with C level executive of customer and partners.Conduct market assessments from both business and technical views, and make market driven recommendations in respect to product, solution, and programs to the customers.Work closely with NVIDIA internal teams, OEM/ODM, ISV/SI , and Big data and Cloud related partners to build and execute go-to-market plans to accelerate growth and adoption of NVIDIA product family within the defined strategy.Evangelize the use of NVIDIA products and technologies to end customers and partners."
216,Nvidia,Senior Software Engineer - AI,"MS degree in Computer Science, Artificial Intelligence, Computer Architecture or related technical field3+ years of work experience in software developmentExcellent Python and C/C++ programming skillsStrong algorithms and AI fundamentalsWilling to take action and have strong analytical skills.Strong time-management and organization skills for coordinating multiple initiatives, priorities and implementations of new technology and products into very complex projects.Good communication and documentation habitsExperience in design and implementation of complex systems with multiple dependenciesKnowledge of CPU and/or GPU architectureGPU programming (CUDA or OpenCL)Deep Learning experienceExperience with DL Frameworks (e.g. TensorFlow, PyTorch, Keras)",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Poland-Warsaw/Senior-Software-Engineer---AI_JR1924413,"Develop reference deep learning solutions using NVIDIA's existing models, libraries, tools and infrastructureAnalyze and improve performance of GPU implementationsCollaborate with team members and other partnersTravel to conferences or visit customers occasionally"
217,Nvidia,"Compute Cluster Architect, GPU/HPC","Bachelor’s degree in Computer Science, Electrical Engineering, or related field.Minimum 5 years of experience designing and operating large-scale compute infrastructure.Understanding of fast, distributed storage systems and Linux file systems for HPC workloads.Working knowledge of cluster configuration management tools such as Ansible, Puppet, Salt.In-depth understating of container technologies like Docker, Singularity, Shifter, Charliecloud.Proficient in Python programming and bash scripting.Proficient in both Ubuntu and Centos operating systems.Hands-on experience with HPC cluster job schedulers such as SLURM, LSF.Hands-on experience with Software Defined Networking and HPC cluster networking.Hands-on experience with InfiniBand with IBOP and RDMA.Understanding of MLPerf benchmarking.Hands-on experience analyzing and tuning performance for a variety of HPC workloads.",https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Compute-Cluster-Architect--GPU-HPC_JR1934497,"Bachelor’s degree in Computer Science, Electrical Engineering, or related field.Minimum 5 years of experience designing and operating large-scale compute infrastructure.Understanding of fast, distributed storage systems and Linux file systems for HPC workloads.Working knowledge of cluster configuration management tools such as Ansible, Puppet, Salt.In-depth understating of container technologies like Docker, Singularity, Shifter, Charliecloud.Proficient in Python programming and bash scripting.Proficient in both Ubuntu and Centos operating systems."
