create_clock -period 50.000 -name clk [get_nets clk]
create_clock -period 40.000 -name spi_sck [get_nets spi_clk_i]
create_clock -period 40.000 -name tck [get_nets tck_i]

# define false paths between all clocks
set_clock_groups -asynchronous -group clk -group spi_sck -group tck


set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_dir[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {gpio_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_master_mode_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_master_mode_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_mode_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_mode_o[0]}]
set_property PACKAGE_PIN Y6 [get_ports clk]
set_property PACKAGE_PIN A17 [get_ports {gpio_dir[31]}]
set_property PACKAGE_PIN A18 [get_ports {gpio_dir[30]}]
set_property PACKAGE_PIN A19 [get_ports {gpio_dir[29]}]
set_property PACKAGE_PIN C17 [get_ports {gpio_dir[28]}]
set_property PACKAGE_PIN C18 [get_ports {gpio_dir[27]}]
set_property PACKAGE_PIN D18 [get_ports {gpio_dir[26]}]
set_property PACKAGE_PIN C19 [get_ports {gpio_dir[25]}]
set_property PACKAGE_PIN B19 [get_ports {gpio_dir[24]}]
set_property PACKAGE_PIN B20 [get_ports {gpio_dir[23]}]
set_property PACKAGE_PIN D20 [get_ports {gpio_dir[22]}]
set_property PACKAGE_PIN C20 [get_ports {gpio_dir[21]}]
set_property PACKAGE_PIN A21 [get_ports {gpio_dir[20]}]
set_property PACKAGE_PIN A22 [get_ports {gpio_dir[19]}]
set_property PACKAGE_PIN D22 [get_ports {gpio_dir[18]}]
set_property PACKAGE_PIN C22 [get_ports {gpio_dir[17]}]
set_property PACKAGE_PIN E21 [get_ports {gpio_dir[16]}]
set_property PACKAGE_PIN D21 [get_ports {gpio_dir[15]}]
set_property PACKAGE_PIN B21 [get_ports {gpio_dir[14]}]
set_property PACKAGE_PIN B22 [get_ports {gpio_dir[13]}]
set_property PACKAGE_PIN H19 [get_ports {gpio_dir[12]}]
set_property PACKAGE_PIN H20 [get_ports {gpio_dir[11]}]
set_property PACKAGE_PIN G19 [get_ports {gpio_dir[10]}]
set_property PACKAGE_PIN F19 [get_ports {gpio_dir[9]}]
set_property PACKAGE_PIN E19 [get_ports {gpio_dir[8]}]
set_property PACKAGE_PIN E20 [get_ports {gpio_dir[7]}]
set_property PACKAGE_PIN G20 [get_ports {gpio_dir[6]}]
set_property PACKAGE_PIN G21 [get_ports {gpio_dir[5]}]
set_property PACKAGE_PIN F21 [get_ports {gpio_dir[4]}]
set_property PACKAGE_PIN F22 [get_ports {gpio_dir[3]}]
set_property PACKAGE_PIN H22 [get_ports {gpio_dir[2]}]
set_property PACKAGE_PIN G22 [get_ports {gpio_dir[1]}]
set_property PACKAGE_PIN H18 [get_ports {gpio_dir[0]}]
set_property PACKAGE_PIN Y21 [get_ports {gpio_in[31]}]
set_property PACKAGE_PIN AB19 [get_ports {gpio_in[30]}]
set_property PACKAGE_PIN AB20 [get_ports {gpio_in[29]}]
set_property PACKAGE_PIN Y19 [get_ports {gpio_in[28]}]
set_property PACKAGE_PIN AA19 [get_ports {gpio_in[27]}]
set_property PACKAGE_PIN Y18 [get_ports {gpio_in[26]}]
set_property PACKAGE_PIN AA18 [get_ports {gpio_in[25]}]
set_property PACKAGE_PIN W17 [get_ports {gpio_in[24]}]
set_property PACKAGE_PIN W18 [get_ports {gpio_in[23]}]
set_property PACKAGE_PIN W16 [get_ports {gpio_in[22]}]
set_property PACKAGE_PIN Y16 [get_ports {gpio_in[21]}]
set_property PACKAGE_PIN U15 [get_ports {gpio_in[20]}]
set_property PACKAGE_PIN U16 [get_ports {gpio_in[19]}]
set_property PACKAGE_PIN U17 [get_ports {gpio_in[18]}]
set_property PACKAGE_PIN V17 [get_ports {gpio_in[17]}]
set_property PACKAGE_PIN AA17 [get_ports {gpio_in[16]}]
set_property PACKAGE_PIN AB17 [get_ports {gpio_in[15]}]
set_property PACKAGE_PIN AA16 [get_ports {gpio_in[14]}]
set_property PACKAGE_PIN AB16 [get_ports {gpio_in[13]}]
set_property PACKAGE_PIN V14 [get_ports {gpio_in[12]}]
set_property PACKAGE_PIN V15 [get_ports {gpio_in[11]}]
set_property PACKAGE_PIN V13 [get_ports {gpio_in[10]}]
set_property PACKAGE_PIN W13 [get_ports {gpio_in[9]}]
set_property PACKAGE_PIN W15 [get_ports {gpio_in[8]}]
set_property PACKAGE_PIN Y15 [get_ports {gpio_in[7]}]
set_property PACKAGE_PIN Y14 [get_ports {gpio_in[6]}]
set_property PACKAGE_PIN AA14 [get_ports {gpio_in[5]}]
set_property PACKAGE_PIN Y13 [get_ports {gpio_in[4]}]
set_property PACKAGE_PIN AA13 [get_ports {gpio_in[3]}]
set_property PACKAGE_PIN AB14 [get_ports {gpio_in[2]}]
set_property PACKAGE_PIN AB15 [get_ports {gpio_in[1]}]
set_property PACKAGE_PIN U14 [get_ports {gpio_in[0]}]
set_property PACKAGE_PIN K21 [get_ports {gpio_out[31]}]
set_property PACKAGE_PIN L21 [get_ports {gpio_out[30]}]
set_property PACKAGE_PIN L22 [get_ports {gpio_out[29]}]
set_property PACKAGE_PIN K19 [get_ports {gpio_out[28]}]
set_property PACKAGE_PIN K20 [get_ports {gpio_out[27]}]
set_property PACKAGE_PIN L18 [get_ports {gpio_out[26]}]
set_property PACKAGE_PIN L19 [get_ports {gpio_out[25]}]
set_property PACKAGE_PIN M19 [get_ports {gpio_out[24]}]
set_property PACKAGE_PIN M20 [get_ports {gpio_out[23]}]
set_property PACKAGE_PIN N19 [get_ports {gpio_out[22]}]
set_property PACKAGE_PIN N20 [get_ports {gpio_out[21]}]
set_property PACKAGE_PIN M21 [get_ports {gpio_out[20]}]
set_property PACKAGE_PIN M22 [get_ports {gpio_out[19]}]
set_property PACKAGE_PIN N22 [get_ports {gpio_out[18]}]
set_property PACKAGE_PIN P22 [get_ports {gpio_out[17]}]
set_property PACKAGE_PIN R20 [get_ports {gpio_out[16]}]
set_property PACKAGE_PIN R21 [get_ports {gpio_out[15]}]
set_property PACKAGE_PIN P20 [get_ports {gpio_out[14]}]
set_property PACKAGE_PIN P21 [get_ports {gpio_out[13]}]
set_property PACKAGE_PIN N15 [get_ports {gpio_out[12]}]
set_property PACKAGE_PIN P15 [get_ports {gpio_out[11]}]
set_property PACKAGE_PIN P17 [get_ports {gpio_out[10]}]
set_property PACKAGE_PIN P18 [get_ports {gpio_out[9]}]
set_property PACKAGE_PIN T16 [get_ports {gpio_out[8]}]
set_property PACKAGE_PIN T17 [get_ports {gpio_out[7]}]
set_property PACKAGE_PIN R19 [get_ports {gpio_out[6]}]
set_property PACKAGE_PIN T19 [get_ports {gpio_out[5]}]
set_property PACKAGE_PIN R18 [get_ports {gpio_out[4]}]
set_property PACKAGE_PIN T18 [get_ports {gpio_out[3]}]
set_property PACKAGE_PIN P16 [get_ports {gpio_out[2]}]
set_property PACKAGE_PIN R16 [get_ports {gpio_out[1]}]
set_property PACKAGE_PIN R15 [get_ports {gpio_out[0]}]
set_property PACKAGE_PIN AB2 [get_ports {spi_master_mode_o[1]}]
set_property PACKAGE_PIN AB1 [get_ports {spi_master_mode_o[0]}]
set_property PACKAGE_PIN AA7 [get_ports {spi_mode_o[1]}]
set_property PACKAGE_PIN AA6 [get_ports {spi_mode_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]


set_property IOSTANDARD LVCMOS18 [get_ports fetch_enable_i]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports scl_i]
set_property IOSTANDARD LVCMOS18 [get_ports scl_o]
set_property IOSTANDARD LVCMOS18 [get_ports scl_oen_o]
set_property IOSTANDARD LVCMOS18 [get_ports sda_i]
set_property IOSTANDARD LVCMOS18 [get_ports sda_o]
set_property IOSTANDARD LVCMOS18 [get_ports sda_oen_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_clk_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_cs_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_clk_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_csn0_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_csn1_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_csn2_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_csn3_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdi0_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdi1_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdi2_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdi3_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdo0_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdo1_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdo2_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_master_sdo3_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdi0_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdi1_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdi2_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdi3_i]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdo0_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdo1_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdo2_o]
set_property IOSTANDARD LVCMOS18 [get_ports spi_sdo3_o]
set_property IOSTANDARD LVCMOS18 [get_ports tck_i]
set_property IOSTANDARD LVCMOS18 [get_ports tdi_i]
set_property IOSTANDARD LVCMOS18 [get_ports tdo_o]
set_property IOSTANDARD LVCMOS18 [get_ports tms_i]
set_property IOSTANDARD LVCMOS18 [get_ports trstn_i]
set_property IOSTANDARD LVCMOS18 [get_ports uart_cts]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dsr]
set_property IOSTANDARD LVCMOS18 [get_ports uart_dtr]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rts]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rx]
set_property IOSTANDARD LVCMOS18 [get_ports uart_tx]
set_property PACKAGE_PIN U7 [get_ports fetch_enable_i]
set_property PACKAGE_PIN W5 [get_ports rst_n]
set_property PACKAGE_PIN W6 [get_ports scl_i]
set_property PACKAGE_PIN Y5 [get_ports scl_o]
set_property PACKAGE_PIN Y8 [get_ports scl_oen_o]
set_property PACKAGE_PIN W7 [get_ports sda_i]
set_property PACKAGE_PIN AA8 [get_ports sda_o]
set_property PACKAGE_PIN Y10 [get_ports sda_oen_o]
set_property PACKAGE_PIN AA9 [get_ports spi_clk_i]
set_property PACKAGE_PIN V7 [get_ports spi_cs_i]
set_property PACKAGE_PIN Y11 [get_ports spi_master_clk_o]
set_property PACKAGE_PIN AB9 [get_ports spi_master_csn0_o]
set_property PACKAGE_PIN AB10 [get_ports spi_master_csn1_o]
set_property PACKAGE_PIN AB11 [get_ports spi_master_csn2_o]
set_property PACKAGE_PIN AA11 [get_ports spi_master_csn3_o]
set_property PACKAGE_PIN U5 [get_ports spi_master_sdi0_i]
set_property PACKAGE_PIN U6 [get_ports spi_master_sdi1_i]
set_property PACKAGE_PIN V4 [get_ports spi_master_sdi2_i]
set_property PACKAGE_PIN V5 [get_ports spi_master_sdi3_i]
set_property PACKAGE_PIN AB12 [get_ports spi_master_sdo0_o]
set_property PACKAGE_PIN AA12 [get_ports spi_master_sdo1_o]
set_property PACKAGE_PIN U9 [get_ports spi_master_sdo2_o]
set_property PACKAGE_PIN U10 [get_ports spi_master_sdo3_o]
set_property PACKAGE_PIN U4 [get_ports spi_sdi0_i]
set_property PACKAGE_PIN T4 [get_ports spi_sdi1_i]
set_property PACKAGE_PIN T6 [get_ports spi_sdi2_i]
set_property PACKAGE_PIN R6 [get_ports spi_sdi3_i]
set_property PACKAGE_PIN U11 [get_ports spi_sdo0_o]
set_property PACKAGE_PIN U12 [get_ports spi_sdo1_o]
set_property PACKAGE_PIN W12 [get_ports spi_sdo2_o]
set_property PACKAGE_PIN V12 [get_ports spi_sdo3_o]
set_property PACKAGE_PIN Y9 [get_ports tck_i]
set_property PACKAGE_PIN AA4 [get_ports tdi_i]
set_property PACKAGE_PIN W10 [get_ports tdo_o]
set_property PACKAGE_PIN Y4 [get_ports tms_i]
set_property PACKAGE_PIN AB6 [get_ports trstn_i]
set_property PACKAGE_PIN AB7 [get_ports uart_cts]
set_property PACKAGE_PIN AB4 [get_ports uart_dsr]
set_property PACKAGE_PIN W11 [get_ports uart_dtr]
set_property PACKAGE_PIN W8 [get_ports uart_rts]
set_property PACKAGE_PIN AB5 [get_ports uart_rx]
set_property PACKAGE_PIN V8 [get_ports uart_tx]
