# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fpgabrain_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/fpga-brain/db {G:/fpga-brain/db/pll_altpll1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/fpga-brain/db" G:/fpga-brain/db/pll_altpll1.v 
# -- Compiling module pll_altpll1
# 
# Top level modules:
# 	pll_altpll1
# End time: 12:17:24 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/fpgabrain.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/fpgabrain.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fpgabrain
# -- Compiling architecture bhv of fpgabrain
# End time: 12:17:24 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/VGA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/VGA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA
# -- Compiling architecture MAIN of VGA
# End time: 12:17:24 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/SYNC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/SYNC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SYNC
# -- Compiling architecture MAIN of SYNC
# End time: 12:17:24 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 12:17:24 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/net.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:24 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net
# -- Compiling architecture bhv of net
# End time: 12:17:25 on Aug 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/fpga-brain/ram16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:25 on Aug 10,2019
# vcom -reportprogress 300 -93 -work work G:/fpga-brain/ram16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram16
# -- Compiling architecture bhv of ram16
# End time: 12:17:25 on Aug 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
