

================================================================
== Vitis HLS Report for 'tpgPatternDPColorSquare'
================================================================
* Date:           Thu Dec 21 11:33:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.818 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  33.670 ns|  33.670 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    334|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     75|     13|    -|
|Multiplexer      |        -|   -|      -|     87|    -|
|Register         |        -|   -|    156|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    231|    466|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |DPtpgBarArray_U          |tpgPatternDPColorSquare_DPtpgBarArray          |        0|  3|   1|    0|    16|    3|     1|           48|
    |DPtpgBarSelRgb_CEA_b_U   |tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b   |        0|  6|   1|    0|     8|    6|     1|           48|
    |DPtpgBarSelRgb_CEA_g_U   |tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g   |        0|  6|   1|    0|     8|    6|     1|           48|
    |DPtpgBarSelRgb_CEA_r_U   |tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r   |        0|  6|   1|    0|     8|    6|     1|           48|
    |DPtpgBarSelRgb_VESA_b_U  |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b  |        0|  2|   1|    0|     8|    2|     1|           16|
    |DPtpgBarSelRgb_VESA_g_U  |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g  |        0|  2|   1|    0|     8|    2|     1|           16|
    |DPtpgBarSelRgb_VESA_r_U  |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r  |        0|  2|   1|    0|     8|    2|     1|           16|
    |DPtpgBarSelYuv_601_u_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u   |        0|  8|   1|    0|     8|    8|     1|           64|
    |DPtpgBarSelYuv_601_v_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v   |        0|  8|   1|    0|     8|    8|     1|           64|
    |DPtpgBarSelYuv_601_y_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y   |        0|  8|   1|    0|     8|    8|     1|           64|
    |DPtpgBarSelYuv_709_u_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u   |        0|  8|   1|    0|     8|    8|     1|           64|
    |DPtpgBarSelYuv_709_v_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v   |        0|  8|   1|    0|     8|    8|     1|           64|
    |DPtpgBarSelYuv_709_y_U   |tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y   |        0|  8|   1|    0|     8|    8|     1|           64|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                               |        0| 75|  13|    0|   112|   75|    13|          624|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln1745_fu_470_p2          |         +|   0|  0|  11|           3|           1|
    |add_ln691_1_fu_482_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln691_fu_422_p2           |         +|   0|  0|  14|           6|           1|
    |add_ln692_fu_458_p2           |         +|   0|  0|  13|          10|           7|
    |and_ln1721_fu_399_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln1765_1_fu_576_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1765_2_fu_582_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1765_3_fu_597_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln1765_fu_361_p2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_178              |       and|   0|  0|   2|           1|           1|
    |ap_condition_223              |       and|   0|  0|   2|           1|           1|
    |ap_condition_289              |       and|   0|  0|   2|           1|           1|
    |ap_condition_62               |       and|   0|  0|   2|           1|           1|
    |ap_condition_633              |       and|   0|  0|   2|           1|           1|
    |ap_condition_637              |       and|   0|  0|   2|           1|           1|
    |sel_tmp3_fu_557_p2            |       and|   0|  0|   2|           1|           1|
    |sel_tmp6_fu_566_p2            |       and|   0|  0|   2|           1|           1|
    |cmp106_fu_343_p2              |      icmp|   0|  0|  11|           8|           1|
    |cmp41_fu_337_p2               |      icmp|   0|  0|  11|           8|           1|
    |empty_60_fu_373_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1716_1_fu_325_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1716_fu_313_p2         |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1765_fu_355_p2         |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln878_1_fu_452_p2        |      icmp|   0|  0|  11|          10|           6|
    |icmp_ln878_fu_393_p2          |      icmp|   0|  0|  10|           6|           2|
    |sel_tmp2_fu_379_p2            |      icmp|   0|  0|  11|           8|           1|
    |empty_fu_367_p2               |        or|   0|  0|   8|           8|           8|
    |or_ln1716_fu_319_p2           |        or|   0|  0|  16|          16|          16|
    |or_ln1765_1_fu_624_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1765_2_fu_638_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln1765_fu_610_p2           |        or|   0|  0|   2|           1|           1|
    |sel_tmp16_demorgan_fu_587_p2  |        or|   0|  0|   2|           1|           1|
    |select_ln1765_10_fu_668_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln1765_11_fu_717_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln1765_12_fu_676_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln1765_13_fu_723_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln1765_1_fu_616_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_2_fu_693_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_3_fu_630_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_4_fu_699_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_5_fu_644_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_6_fu_652_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_7_fu_705_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_8_fu_660_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_9_fu_711_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln1765_fu_602_p3       |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |sel_tmp16_fu_591_p2           |       xor|   0|  0|   2|           1|           2|
    |sel_tmp5_fu_561_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1728_fu_410_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1765_fu_571_p2          |       xor|   0|  0|   2|           2|           1|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 334|         174|         187|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_hBarSel_5_loc_0_reg_296  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_vBarSel_3_loc_0_reg_281  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296  |  14|          3|    3|          9|
    |ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281  |  14|          3|    1|          3|
    |hBarSel_1                                     |   9|          2|    3|          6|
    |vBarSel_1                                     |   9|          2|    1|          2|
    |xCount_V_1                                    |  14|          3|   10|         30|
    |yCount_V_1                                    |   9|          2|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  87|         19|   28|         70|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |DPtpgBarSelRgb_VESA_b_load_reg_890            |   2|   0|    2|          0|
    |DPtpgBarSelRgb_VESA_g_load_reg_885            |   2|   0|    2|          0|
    |DPtpgBarSelRgb_VESA_r_load_reg_880            |   2|   0|    2|          0|
    |DPtpgBarSelYuv_709_u_load_reg_905             |   8|   0|    8|          0|
    |DPtpgBarSelYuv_709_v_load_reg_900             |   8|   0|    8|          0|
    |DPtpgBarSelYuv_709_y_load_reg_895             |   8|   0|    8|          0|
    |and_ln1765_reg_769                            |   1|   0|    1|          0|
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_hBarSel_5_loc_0_reg_296  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_vBarSel_3_loc_0_reg_281  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281  |   1|   0|    1|          0|
    |hBarSel_1                                     |   3|   0|    3|          0|
    |icmp_ln1716_1_reg_752                         |   1|   0|    1|          0|
    |icmp_ln1716_reg_747                           |   1|   0|    1|          0|
    |or_ln1765_2_reg_915                           |   1|   0|    1|          0|
    |select_ln1765_12_reg_927                      |   8|   0|    8|          0|
    |select_ln1765_3_reg_910                       |   8|   0|    8|          0|
    |select_ln1765_8_reg_922                       |   8|   0|    8|          0|
    |vBarSel_1                                     |   1|   0|    1|          0|
    |xCount_V_1                                    |  10|   0|   10|          0|
    |yCount_V_1                                    |   6|   0|    6|          0|
    |and_ln1765_reg_769                            |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 156|  32|   93|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_return_0     |  out|    8|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_return_1     |  out|    8|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|ap_return_2     |  out|    8|  ap_ctrl_hs|  tpgPatternDPColorSquare|  return value|
|y               |   in|   16|     ap_none|                        y|        scalar|
|x               |   in|   16|     ap_none|                        x|        scalar|
|color           |   in|    8|   ap_stable|                    color|        scalar|
|dpDynamicRange  |   in|    8|   ap_stable|           dpDynamicRange|        scalar|
|dpYUVCoef       |   in|    8|   ap_stable|                dpYUVCoef|        scalar|
+----------------+-----+-----+------------+-------------------------+--------------+

