<stg><name>runge_kutta_45_Pipeline_last_axi_write_yy</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln257 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln257"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mul389_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul389

]]></Node>
<StgValue><ssdm name="mul389_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:3 %sext_ln256_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln256

]]></Node>
<StgValue><ssdm name="sext_ln256_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:4 %sext_ln256_cast = sext i60 %sext_ln256_read

]]></Node>
<StgValue><ssdm name="sext_ln256_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 0, i64 %phi_ln257

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body392

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body392:0 %i = load i32 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392:4 %icmp_ln256 = icmp_eq  i32 %i, i32 %mul389_read

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392:5 %add_ln256 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body392:6 %br_ln256 = br i1 %icmp_ln256, void %for.body392.split_ifconv, void %last_axi_write_tt.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:1 %i_2_cast187 = zext i32 %i

]]></Node>
<StgValue><ssdm name="i_2_cast187"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body392.split_ifconv:2 %yy_loc_V_addr_2 = getelementptr i85 %yy_loc_V, i64 0, i64 %i_2_cast187

]]></Node>
<StgValue><ssdm name="yy_loc_V_addr_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:3 %empty = trunc i32 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="85" op_0_bw="15">
<![CDATA[
for.body392.split_ifconv:5 %p_Val2_s = load i15 %yy_loc_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body392.split_ifconv:60 %br_ln257 = br i1 %empty, void %for.inc400._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc400._crit_edge:1 %store_ln256 = store i32 %add_ln256, i32 %i_2

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.body392:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.body392:2 %X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln256_cast

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body392:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="85" op_0_bw="15">
<![CDATA[
for.body392.split_ifconv:5 %p_Val2_s = load i15 %yy_loc_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:6 %icmp_ln1086 = icmp_eq  i85 %p_Val2_s, i85 0

]]></Node>
<StgValue><ssdm name="icmp_ln1086"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="85" op_2_bw="32">
<![CDATA[
for.body392.split_ifconv:7 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_s, i32 84

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:8 %tmp_V = sub i85 0, i85 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
for.body392.split_ifconv:9 %tmp_V_2 = select i1 %p_Result_4, i85 %tmp_V, i85 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="85" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body392.split_ifconv:10 %t = partselect i64 @_ssdm_op_PartSelect.i64.i85.i32.i32, i85 %tmp_V_2, i32 21, i32 84

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
for.body392.split_ifconv:11 %tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
for.body392.split_ifconv:12 %NZeros = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body392.split_ifconv:13 %hitNonZero = icmp_eq  i64 %t, i64 0

]]></Node>
<StgValue><ssdm name="hitNonZero"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="85">
<![CDATA[
for.body392.split_ifconv:14 %trunc_ln1267 = trunc i85 %tmp_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1267"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="21" op_2_bw="43">
<![CDATA[
for.body392.split_ifconv:15 %p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln1267, i43 8796093022207

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
for.body392.split_ifconv:16 %tmp_5 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
for.body392.split_ifconv:17 %trunc_ln1269 = trunc i64 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln1269"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:18 %NZeros_1 = add i32 %trunc_ln1269, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body392.split_ifconv:19 %NZeros_3 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:20 %sub_ln1095 = sub i32 85, i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="sub_ln1095"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:21 %lsb_index = add i32 %sub_ln1095, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body392.split_ifconv:22 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body392.split_ifconv:23 %icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1097"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:24 %trunc_ln1098 = trunc i32 %sub_ln1095

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body392.split_ifconv:25 %sub_ln1098 = sub i7 11, i7 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1098"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="85" op_0_bw="7">
<![CDATA[
for.body392.split_ifconv:26 %zext_ln1098 = zext i7 %sub_ln1098

]]></Node>
<StgValue><ssdm name="zext_ln1098"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:27 %lshr_ln1098 = lshr i85 38685626227668133590597631, i85 %zext_ln1098

]]></Node>
<StgValue><ssdm name="lshr_ln1098"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:28 %p_Result_s = and i85 %tmp_V_2, i85 %lshr_ln1098

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:29 %icmp_ln1098 = icmp_ne  i85 %p_Result_s, i85 0

]]></Node>
<StgValue><ssdm name="icmp_ln1098"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body392.split_ifconv:30 %a = and i1 %icmp_ln1097, i1 %icmp_ln1098

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body392.split_ifconv:31 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body392.split_ifconv:32 %xor_ln1100 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1100"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="85" op_2_bw="32">
<![CDATA[
for.body392.split_ifconv:33 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %tmp_V_2, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body392.split_ifconv:34 %and_ln1100 = and i1 %p_Result_1, i1 %xor_ln1100

]]></Node>
<StgValue><ssdm name="and_ln1100"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body392.split_ifconv:35 %or_ln1100 = or i1 %and_ln1100, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1100"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body392.split_ifconv:36 %or_ln1100_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100

]]></Node>
<StgValue><ssdm name="or_ln1100_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:37 %icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1105"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:38 %add_ln1105 = add i32 %sub_ln1095, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln1105"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="85" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:39 %zext_ln1105 = zext i32 %add_ln1105

]]></Node>
<StgValue><ssdm name="zext_ln1105"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:40 %lshr_ln1105 = lshr i85 %tmp_V_2, i85 %zext_ln1105

]]></Node>
<StgValue><ssdm name="lshr_ln1105"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body392.split_ifconv:41 %sub_ln1106 = sub i32 54, i32 %sub_ln1095

]]></Node>
<StgValue><ssdm name="sub_ln1106"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="85" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:42 %zext_ln1106 = zext i32 %sub_ln1106

]]></Node>
<StgValue><ssdm name="zext_ln1106"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
for.body392.split_ifconv:43 %shl_ln1106 = shl i85 %tmp_V_2, i85 %zext_ln1106

]]></Node>
<StgValue><ssdm name="shl_ln1106"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="85">
<![CDATA[
for.body392.split_ifconv:44 %trunc_ln1106 = trunc i85 %lshr_ln1105

]]></Node>
<StgValue><ssdm name="trunc_ln1106"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="85">
<![CDATA[
for.body392.split_ifconv:45 %trunc_ln1106_1 = trunc i85 %shl_ln1106

]]></Node>
<StgValue><ssdm name="trunc_ln1106_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body392.split_ifconv:46 %m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="2">
<![CDATA[
for.body392.split_ifconv:47 %zext_ln1112 = zext i2 %or_ln1100_1

]]></Node>
<StgValue><ssdm name="zext_ln1112"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body392.split_ifconv:48 %m_1 = add i64 %m, i64 %zext_ln1112

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body392.split_ifconv:49 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="63">
<![CDATA[
for.body392.split_ifconv:50 %zext_ln1113 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1113"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body392.split_ifconv:51 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body392.split_ifconv:52 %select_ln1094 = select i1 %p_Result_2, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln1094"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="32">
<![CDATA[
for.body392.split_ifconv:53 %trunc_ln1094 = trunc i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="trunc_ln1094"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body392.split_ifconv:54 %sub_ln1116 = sub i11 30, i11 %trunc_ln1094

]]></Node>
<StgValue><ssdm name="sub_ln1116"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body392.split_ifconv:55 %add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094

]]></Node>
<StgValue><ssdm name="add_ln1122"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.body392.split_ifconv:56 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_4, i11 %add_ln1122

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body392.split_ifconv:57 %p_Result_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_2, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body392.split_ifconv:58 %select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_6

]]></Node>
<StgValue><ssdm name="select_ln1086"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
last_axi_write_tt.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body392.split_ifconv:0 %phi_ln257_load = load i64 %phi_ln257

]]></Node>
<StgValue><ssdm name="phi_ln257_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body392.split_ifconv:4 %specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln256"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body392.split_ifconv:59 %or_ln2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %select_ln1086, i64 %phi_ln257_load

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
:0 %write_ln257 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %X_BUS_addr, i128 %or_ln2, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln257"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln257 = br void %for.inc400._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc400._crit_edge:0 %select_ln256 = select i1 %empty, i64 0, i64 %select_ln1086

]]></Node>
<StgValue><ssdm name="select_ln256"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc400._crit_edge:2 %store_ln256 = store i64 %select_ln256, i64 %phi_ln257

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.inc400._crit_edge:3 %br_ln256 = br void %for.body392

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
