Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup\simulation" --family="MAX V" --part=5M2210ZF256C5
Progress: Loading RFInterlockRTM_a/PWM_Lkup.qsys
Progress: Reading input file
Progress: Adding ufm_parallel_0 [altera_ufm_parallel 18.1]
Progress: Parameterizing module ufm_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PWM_Lkup: Generating PWM_Lkup "PWM_Lkup" for SIM_VHDL
Info: ufm_parallel_0: Generating top-level entity PWM_Lkup_ufm_parallel_0.
Info: ufm_parallel_0: "PWM_Lkup" instantiated altera_ufm_parallel "ufm_parallel_0"
Info: PWM_Lkup: Done "PWM_Lkup" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup\PWM_Lkup.spd" --output-directory="C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup\PWM_Lkup.spd --output-directory=C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/jjo/OneDrive - SLAC National Accelerator Laboratory/TID_AIR/Projects/MissionReadiness/RfInterlocks/Altera_C02/RFInterlockRTM_a/PWM_Lkup/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup.qsys" --block-symbol-file --output-directory="C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup" --family="MAX V" --part=5M2210ZF256C5
Progress: Loading RFInterlockRTM_a/PWM_Lkup.qsys
Progress: Reading input file
Progress: Adding ufm_parallel_0 [altera_ufm_parallel 18.1]
Progress: Parameterizing module ufm_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup.qsys" --synthesis=VHDL --output-directory="C:\Users\jjo\OneDrive - SLAC National Accelerator Laboratory\TID_AIR\Projects\MissionReadiness\RfInterlocks\Altera_C02\RFInterlockRTM_a\PWM_Lkup\synthesis" --family="MAX V" --part=5M2210ZF256C5
Progress: Loading RFInterlockRTM_a/PWM_Lkup.qsys
Progress: Reading input file
Progress: Adding ufm_parallel_0 [altera_ufm_parallel 18.1]
Progress: Parameterizing module ufm_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PWM_Lkup: Generating PWM_Lkup "PWM_Lkup" for QUARTUS_SYNTH
Info: ufm_parallel_0: Generating top-level entity PWM_Lkup_ufm_parallel_0.
Info: ufm_parallel_0: "PWM_Lkup" instantiated altera_ufm_parallel "ufm_parallel_0"
Info: PWM_Lkup: Done "PWM_Lkup" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
