$date
	Sat Oct 22 22:27:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521282
b1100 &
b1100 %
1$
b1100 !
1"
#521283
0"
#521286
b110 &
b110 %
#521290
b11 &
b11 %
#521294
b1010 &
b1010 %
#521298
b101 &
b101 %
#521302
b10000 &
b10000 %
#521306
b1000 &
b1000 %
#521310
b100 &
b100 %
#521314
b10 &
b10 %
#521318
b1 &
1#
b1 %
#521322
b0 &
b0 %
0#
0$
#1519463
b100 !
1"
#1519466
b100 &
b100 %
1$
#1519467
0"
#1519470
b10 &
b10 %
#1519474
b1 &
b1 %
1#
#1519478
b0 &
0#
b0 %
0$
#2451469
b1101 !
1"
#2451470
b1101 &
b1101 %
1$
#2451471
0"
#2451474
b101000 &
b101000 %
#2451478
b10100 &
b10100 %
#2451482
b1010 &
b1010 %
#2451486
b101 &
b101 %
#2451490
b10000 &
b10000 %
#2451494
b1000 &
b1000 %
#2451498
b100 &
b100 %
#2451502
b10 &
b10 %
#2451506
b1 &
b1 %
1#
#2451510
b0 &
0#
b0 %
0$
#4500012
