DSCH 3.5
VERSION 05/03/2013 15:34:04
BB(-170,5,-86,65)
SYM  #clock
BB(-170,32,-155,38)
TITLE -165 35  #clock1
MODEL 69
PROP   10.00 10.00                                                                                                                                
REC(-168,33,6,4,r)
VIS 1
PIN(-155,35,0.150,0.003)clk1
LIG(-160,35,-155,35)
LIG(-165,33,-167,33)
LIG(-161,33,-163,33)
LIG(-160,32,-160,38)
LIG(-170,38,-170,32)
LIG(-165,37,-165,33)
LIG(-163,33,-163,37)
LIG(-163,37,-165,37)
LIG(-167,37,-169,37)
LIG(-167,33,-167,37)
LIG(-160,38,-170,38)
LIG(-160,32,-170,32)
FSYM
SYM  #light3
BB(-92,20,-86,34)
TITLE -90 34  #out1
MODEL 49
PROP                                                                                                                                    
REC(-91,21,4,4,r)
VIS 1
PIN(-90,35,0.000,0.000)out1
LIG(-87,26,-87,21)
LIG(-87,21,-88,20)
LIG(-91,21,-91,26)
LIG(-88,31,-88,28)
LIG(-89,31,-86,31)
LIG(-89,33,-87,31)
LIG(-88,33,-86,31)
LIG(-92,28,-86,28)
LIG(-90,28,-90,35)
LIG(-92,26,-92,28)
LIG(-86,26,-92,26)
LIG(-86,28,-86,26)
LIG(-90,20,-91,21)
LIG(-88,20,-90,20)
FSYM
SYM  #vdd
BB(-125,5,-115,15)
TITLE -122 11  #vdd
MODEL 1
PROP                                                                                                                                    
REC(-195,0,0,0,)
VIS 0
PIN(-120,15,0.000,0.000)vdd
LIG(-120,15,-120,10)
LIG(-120,10,-125,10)
LIG(-125,10,-120,5)
LIG(-120,5,-115,10)
LIG(-115,10,-120,10)
FSYM
SYM  #pmos
BB(-140,15,-120,35)
TITLE -125 20  #pmos
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(-139,20,19,15,r)
VIS 0
PIN(-120,15,0.000,0.000)s
PIN(-140,25,0.000,0.000)g
PIN(-120,35,0.003,0.002)d
LIG(-140,25,-134,25)
LIG(-132,25,-132,25)
LIG(-130,31,-130,19)
LIG(-128,31,-128,19)
LIG(-120,19,-128,19)
LIG(-120,15,-120,19)
LIG(-120,31,-128,31)
LIG(-120,35,-120,31)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-140,35,-120,55)
TITLE -125 40  #nmos
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(-139,40,19,15,r)
VIS 0
PIN(-120,55,0.000,0.000)s
PIN(-140,45,0.000,0.000)g
PIN(-120,35,0.003,0.002)d
LIG(-130,45,-140,45)
LIG(-130,51,-130,39)
LIG(-128,51,-128,39)
LIG(-120,39,-128,39)
LIG(-120,35,-120,39)
LIG(-120,51,-128,51)
LIG(-120,55,-120,51)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(-125,57,-115,65)
TITLE -121 62  #vss
MODEL 0
PROP                                                                                                                                    
REC(-125,55,0,0,b)
VIS 0
PIN(-120,55,0.000,0.000)vss
LIG(-120,55,-120,60)
LIG(-125,60,-115,60)
LIG(-125,63,-123,60)
LIG(-123,63,-121,60)
LIG(-121,63,-119,60)
LIG(-119,63,-117,60)
FSYM
CNC(-140 35)
LIG(-155,35,-140,35)
LIG(-140,25,-140,35)
LIG(-140,35,-140,45)
LIG(-120,35,-90,35)
FFIG D:\Documents and Settings\sicard\Mes documents\software\Dsch\Dsch35\dsch35 full\examples\inverter\cmosInv.sch
