// Seed: 2136098457
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(1 == 1),
      .id_6(1),
      .id_7((id_2)),
      .id_8({1, 1}),
      .id_9(id_1),
      .id_10(1 == id_1),
      .id_11(1)
  );
  tri0 id_5 = id_1 - 1'b0;
  specify
    (id_6 => id_7) = ("");
  endspecify
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wire id_6
);
  logic [7:0] id_8;
  assign id_0 = 1'd0;
  assign id_4 = id_8[1];
  wor id_9;
  module_0(
      id_9, id_9, id_9
  );
  assign id_9 = 1;
  xor (id_4, id_5, id_8, id_9, id_2, id_3);
endmodule
