#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fb9e4b4d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fb9e4b8fd0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_000001fb9e4836d0 .param/l "width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001fb9e483708 .param/l "width_out" 0 3 3, +C4<00000000000000000000000000000000000000000000000000000000000010110>;
v000001fb9e520770_0 .var/s "a", 7 0;
v000001fb9e51f690_0 .var/s "b", 7 0;
v000001fb9e520e50_0 .var/s "c", 7 0;
v000001fb9e51ff50_0 .var "clk", 0 0;
v000001fb9e520c70_0 .var "counter", 4 0;
v000001fb9e51fa50_0 .var/s "d", 7 0;
v000001fb9e51faf0_0 .net/s "q", 21 0, L_000001fb9e520a90;  1 drivers
v000001fb9e520310_0 .var "res_expected", 21 0;
v000001fb9e51f730_0 .var "rst", 0 0;
v000001fb9e520810_0 .var "vld_in", 0 0;
L_000001fb9e5212d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb9e520b30_0 .net "vld_out", 0 0, L_000001fb9e5212d0;  1 drivers
E_000001fb9e4a9870 .event posedge, v000001fb9e51eea0_0;
L_000001fb9e520a90 .part L_000001fb9e4c50c0, 0, 22;
S_000001fb9e4b9160 .scope module, "formula_DUT" "formula" 3 41, 4 1 0, S_000001fb9e4b8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "c";
    .port_info 6 /INPUT 8 "d";
    .port_info 7 /OUTPUT 1 "vld_out";
    .port_info 8 /OUTPUT 23 "q";
P_000001fb9e4a9f70 .param/l "width" 0 4 2, +C4<00000000000000000000000000001000>;
L_000001fb9e4c50c0 .functor BUFZ 23, L_000001fb9e520950, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001fb9e4b3bb0_0 .net/s *"_ivl_0", 8 0, L_000001fb9e51f7d0;  1 drivers
v000001fb9e4830e0_0 .net *"_ivl_10", 8 0, L_000001fb9e520130;  1 drivers
L_000001fb9e5211f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb9e4834b0_0 .net *"_ivl_12", 0 0, L_000001fb9e5211f8;  1 drivers
v000001fb9e4b4e90_0 .net/s *"_ivl_14", 11 0, L_000001fb9e51fcd0;  1 drivers
v000001fb9e51e7c0_0 .net/s *"_ivl_16", 11 0, L_000001fb9e51fd70;  1 drivers
v000001fb9e51e5e0_0 .net/s *"_ivl_2", 8 0, L_000001fb9e51fff0;  1 drivers
L_000001fb9e521240 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb9e51e360_0 .net/2u *"_ivl_20", 11 0, L_000001fb9e521240;  1 drivers
v000001fb9e51eae0_0 .net/s *"_ivl_24", 10 0, L_000001fb9e5210d0;  1 drivers
v000001fb9e51efe0_0 .net *"_ivl_28", 8 0, L_000001fb9e51f370;  1 drivers
L_000001fb9e521288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb9e51eb80_0 .net *"_ivl_30", 1 0, L_000001fb9e521288;  1 drivers
v000001fb9e51e680_0 .net/s *"_ivl_32", 19 0, L_000001fb9e520090;  1 drivers
v000001fb9e51f120_0 .net/s *"_ivl_34", 19 0, L_000001fb9e5201d0;  1 drivers
v000001fb9e51e860_0 .net/s *"_ivl_38", 20 0, L_000001fb9e51f230;  1 drivers
v000001fb9e51e2c0_0 .net/s *"_ivl_40", 20 0, L_000001fb9e51f2d0;  1 drivers
v000001fb9e51ec20_0 .net/s *"_ivl_44", 22 0, L_000001fb9e5206d0;  1 drivers
v000001fb9e51ecc0_0 .net *"_ivl_48", 21 0, L_000001fb9e5208b0;  1 drivers
v000001fb9e51e540_0 .net/s *"_ivl_6", 9 0, L_000001fb9e51fc30;  1 drivers
v000001fb9e51e720_0 .net/s "a", 7 0, v000001fb9e520770_0;  1 drivers
v000001fb9e51f080_0 .net/s "a_minus_b", 8 0, L_000001fb9e51fb90;  1 drivers
v000001fb9e51e900_0 .net/s "a_minus_b_mul_c_mul_3_add_1", 19 0, L_000001fb9e5203b0;  1 drivers
v000001fb9e51e220_0 .net/s "b", 7 0, v000001fb9e51f690_0;  1 drivers
v000001fb9e51ea40_0 .net/s "c", 7 0, v000001fb9e520e50_0;  1 drivers
v000001fb9e51e9a0_0 .net/s "c_mul_2", 9 0, L_000001fb9e520630;  1 drivers
v000001fb9e51ed60_0 .net/s "c_mul_3", 11 0, L_000001fb9e520f90;  1 drivers
v000001fb9e51ee00_0 .net/s "c_mul_3_add_1", 11 0, L_000001fb9e521030;  1 drivers
v000001fb9e51eea0_0 .net "clk", 0 0, v000001fb9e51ff50_0;  1 drivers
v000001fb9e51ef40_0 .net/s "d", 7 0, v000001fb9e51fa50_0;  1 drivers
v000001fb9e51e400_0 .net/s "d_mul_4", 10 0, L_000001fb9e520270;  1 drivers
v000001fb9e51e4a0_0 .net/s "numerator", 20 0, L_000001fb9e520450;  1 drivers
v000001fb9e520db0_0 .net/s "q", 22 0, L_000001fb9e4c50c0;  1 drivers
v000001fb9e5209f0_0 .net/s "res", 22 0, L_000001fb9e520950;  1 drivers
v000001fb9e51f550_0 .net "rst", 0 0, v000001fb9e51f730_0;  1 drivers
v000001fb9e51f4b0_0 .net "vld_in", 0 0, v000001fb9e520810_0;  1 drivers
v000001fb9e51f910_0 .net "vld_out", 0 0, L_000001fb9e5212d0;  alias, 1 drivers
L_000001fb9e51f7d0 .extend/s 9, v000001fb9e520770_0;
L_000001fb9e51fff0 .extend/s 9, v000001fb9e51f690_0;
L_000001fb9e51fb90 .arith/sub 9, L_000001fb9e51f7d0, L_000001fb9e51fff0;
L_000001fb9e51fc30 .extend/s 10, v000001fb9e520e50_0;
L_000001fb9e520130 .part L_000001fb9e51fc30, 0, 9;
L_000001fb9e520630 .concat [ 1 9 0 0], L_000001fb9e5211f8, L_000001fb9e520130;
L_000001fb9e51fcd0 .extend/s 12, v000001fb9e520e50_0;
L_000001fb9e51fd70 .extend/s 12, L_000001fb9e520630;
L_000001fb9e520f90 .arith/sum 12, L_000001fb9e51fcd0, L_000001fb9e51fd70;
L_000001fb9e521030 .arith/sum 12, L_000001fb9e520f90, L_000001fb9e521240;
L_000001fb9e5210d0 .extend/s 11, v000001fb9e51fa50_0;
L_000001fb9e51f370 .part L_000001fb9e5210d0, 0, 9;
L_000001fb9e520270 .concat [ 2 9 0 0], L_000001fb9e521288, L_000001fb9e51f370;
L_000001fb9e520090 .extend/s 20, L_000001fb9e51fb90;
L_000001fb9e5201d0 .extend/s 20, L_000001fb9e521030;
L_000001fb9e5203b0 .arith/mult 20, L_000001fb9e520090, L_000001fb9e5201d0;
L_000001fb9e51f230 .extend/s 21, L_000001fb9e5203b0;
L_000001fb9e51f2d0 .extend/s 21, L_000001fb9e520270;
L_000001fb9e520450 .arith/sub 21, L_000001fb9e51f230, L_000001fb9e51f2d0;
L_000001fb9e5206d0 .extend/s 23, L_000001fb9e520450;
L_000001fb9e5208b0 .part L_000001fb9e5206d0, 1, 22;
L_000001fb9e520950 .extend/s 23, L_000001fb9e5208b0;
S_000001fb9e4cb1e0 .scope function.vec4.s23, "formula_ref" "formula_ref" 5 1, 5 1 0, S_000001fb9e4b8fd0;
 .timescale 0 0;
v000001fb9e51feb0_0 .var/s "a", 22 0;
v000001fb9e520d10_0 .var/s "a_minus_b", 23 0;
v000001fb9e51f870_0 .var/s "b", 22 0;
v000001fb9e5204f0_0 .var/s "c", 22 0;
v000001fb9e51f410_0 .var/s "c_mult3", 24 0;
v000001fb9e520bd0_0 .var/s "d", 22 0;
v000001fb9e520ef0_0 .var/s "d_mult4", 49 0;
v000001fb9e51f5f0_0 .var/s "final_result", 49 0;
; Variable formula_ref is vec4 return value of scope S_000001fb9e4cb1e0
v000001fb9e51fe10_0 .var/s "product", 49 0;
v000001fb9e520590_0 .var/s "term2", 24 0;
TD_tb.formula_ref ;
    %load/vec4 v000001fb9e51feb0_0;
    %pad/s 24;
    %load/vec4 v000001fb9e51f870_0;
    %pad/s 24;
    %sub;
    %store/vec4 v000001fb9e520d10_0, 0, 24;
    %load/vec4 v000001fb9e5204f0_0;
    %pad/s 25;
    %muli 3, 0, 25;
    %store/vec4 v000001fb9e51f410_0, 0, 25;
    %pushi/vec4 1, 0, 25;
    %load/vec4 v000001fb9e51f410_0;
    %add;
    %store/vec4 v000001fb9e520590_0, 0, 25;
    %load/vec4 v000001fb9e520d10_0;
    %pad/s 50;
    %load/vec4 v000001fb9e520590_0;
    %pad/s 50;
    %mul;
    %store/vec4 v000001fb9e51fe10_0, 0, 50;
    %load/vec4 v000001fb9e520bd0_0;
    %pad/s 50;
    %muli 4, 0, 50;
    %store/vec4 v000001fb9e520ef0_0, 0, 50;
    %load/vec4 v000001fb9e51fe10_0;
    %load/vec4 v000001fb9e520ef0_0;
    %sub;
    %store/vec4 v000001fb9e51f5f0_0, 0, 50;
    %load/vec4 v000001fb9e51f5f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 23;
    %ret/vec4 0, 0, 23;  Assign to formula_ref (store_vec4_to_lval)
    %disable/flow S_000001fb9e4cb1e0;
    %end;
    .scope S_000001fb9e4b8fd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9e520810_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fb9e520c70_0, 0, 5;
    %end;
    .thread T_1, $init;
    .scope S_000001fb9e4b8fd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9e51ff50_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v000001fb9e51ff50_0;
    %inv;
    %store/vec4 v000001fb9e51ff50_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001fb9e4b8fd0;
T_3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001fb9e51f730_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fb9e4a9870;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb9e51f730_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fb9e4a9870;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb9e51f730_0, 0;
    %end;
    .thread T_3;
    .scope S_000001fb9e4b8fd0;
T_4 ;
    %vpi_call/w 3 133 "$dumpvars" {0 0 0};
    %delay 500, 0;
    %vpi_call/w 3 137 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001fb9e4b8fd0;
T_5 ;
    %wait E_000001fb9e4a9870;
    %load/vec4 v000001fb9e520810_0;
    %load/vec4 v000001fb9e51f730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_func 3 145 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001fb9e520770_0, 0, 8;
    %vpi_func 3 146 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001fb9e51f690_0, 0, 8;
    %vpi_func 3 147 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001fb9e520e50_0, 0, 8;
    %vpi_func 3 148 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v000001fb9e51fa50_0, 0, 8;
    %load/vec4 v000001fb9e520c70_0;
    %addi 1, 0, 5;
    %store/vec4 v000001fb9e520c70_0, 0, 5;
    %load/vec4 v000001fb9e520770_0;
    %pad/s 23;
    %load/vec4 v000001fb9e51f690_0;
    %pad/s 23;
    %load/vec4 v000001fb9e520e50_0;
    %pad/s 23;
    %load/vec4 v000001fb9e51fa50_0;
    %pad/s 23;
    %store/vec4 v000001fb9e520bd0_0, 0, 23;
    %store/vec4 v000001fb9e5204f0_0, 0, 23;
    %store/vec4 v000001fb9e51f870_0, 0, 23;
    %store/vec4 v000001fb9e51feb0_0, 0, 23;
    %callf/vec4 TD_tb.formula_ref, S_000001fb9e4cb1e0;
    %pad/u 22;
    %store/vec4 v000001fb9e520310_0, 0, 22;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v000001fb9e520b30_0;
    %load/vec4 v000001fb9e51f730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001fb9e51faf0_0;
    %load/vec4 v000001fb9e520310_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 6;
    %load/vec4 v000001fb9e520310_0;
    %vpi_call/w 3 157 "$display", "FAIL %d: res mismatch. Expected %0d, actual %0d", v000001fb9e520c70_0, S<0,vec4,s22>, v000001fb9e51faf0_0 {1 0 0};
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001fb9e520310_0;
    %vpi_call/w 3 162 "$display", "PASS %d: res ok. Expected %0d, actual %0d", v000001fb9e520c70_0, S<0,vec4,s22>, v000001fb9e51faf0_0 {1 0 0};
T_5.5 ;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "scr/testbench.sv";
    "scr/formula.sv";
    "./formula_ref.svh";
