Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Nov 17 19:38:19 2023
| Host              : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file tft_char_timing_summary_routed.rpt -rpx tft_char_timing_summary_routed.rpx
| Design            : tft_char
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.764        0.000                      0                   34        0.248        0.000                      0                   34        6.751        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 15.020}       30.041          33.288          
  clkfbout_clk_wiz_0  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 6.751        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.764        0.000                      0                   34        0.248        0.000                      0                   34       14.520        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                  
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     8.000   6.751   PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_disp_inst/pix_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.086ns  (logic 2.424ns (15.069%)  route 13.662ns (84.931%))
  Logic Levels:           11  (LUT5=3 LUT6=8)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 27.465 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.785ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.817    -2.785    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y26                                                       r  tft_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.419    -2.366 f  tft_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=15, routed)          1.062    -1.304    tft_ctrl_inst/n_0_cnt_h_reg[7]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.327    -0.977 r  tft_ctrl_inst/tft_rgb_OBUF[23]_inst_i_3/O
                         net (fo=4, routed)           0.828    -0.150    tft_ctrl_inst/n_0_tft_rgb_OBUF[23]_inst_i_3
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.332     0.182 f  tft_ctrl_inst/pix_data[23]_i_41/O
                         net (fo=49, routed)          1.029     1.211    tft_ctrl_inst/O2
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.152     1.363 r  tft_ctrl_inst/pix_data[23]_i_414/O
                         net (fo=34, routed)          2.231     3.594    tft_ctrl_inst/O48
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.326     3.920 r  tft_ctrl_inst/pix_data[23]_i_654/O
                         net (fo=119, routed)         3.016     6.935    tft_disp_inst/I28
    SLICE_X23Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.059 r  tft_disp_inst/pix_data[23]_i_1059/O
                         net (fo=2, routed)           0.813     7.872    tft_disp_inst/O140
    SLICE_X24Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.996 r  tft_disp_inst/pix_data[23]_i_704/O
                         net (fo=1, routed)           0.667     8.663    tft_ctrl_inst/I233
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  tft_ctrl_inst/pix_data[23]_i_288/O
                         net (fo=1, routed)           0.829     9.616    tft_ctrl_inst/n_0_pix_data[23]_i_288
    SLICE_X22Y18         LUT5 (Prop_lut5_I3_O)        0.124     9.740 r  tft_ctrl_inst/pix_data[23]_i_100/O
                         net (fo=1, routed)           1.027    10.767    tft_ctrl_inst/n_0_pix_data[23]_i_100
    SLICE_X20Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  tft_ctrl_inst/pix_data[23]_i_33/O
                         net (fo=1, routed)           1.169    12.060    tft_ctrl_inst/n_0_pix_data[23]_i_33
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.184 f  tft_ctrl_inst/pix_data[23]_i_6/O
                         net (fo=1, routed)           0.992    13.176    tft_ctrl_inst/n_0_pix_data[23]_i_6
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.300 r  tft_ctrl_inst/pix_data[23]_i_1/O
                         net (fo=1, routed)           0.000    13.300    tft_disp_inst/I1
    SLICE_X9Y23          FDCE                                         r  tft_disp_inst/pix_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.562    27.465    tft_disp_inst/tft_clk_OBUF
    SLICE_X9Y23                                                       r  tft_disp_inst/pix_data_reg[23]/C
                         clock pessimism             -0.350    27.115    
                         clock uncertainty           -0.080    27.035    
    SLICE_X9Y23          FDCE (Setup_fdce_C_D)        0.029    27.064    tft_disp_inst/pix_data_reg[23]
  -------------------------------------------------------------------
                         required time                         27.064    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             25.271ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.795ns (18.224%)  route 3.567ns (81.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.492ns = ( 27.548 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.780ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.822    -2.780    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.518    -2.262 r  tft_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=28, routed)          2.110    -0.153    tft_ctrl_inst/pix_y0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    -0.029 r  tft_ctrl_inst/cnt_v[10]_i_4/O
                         net (fo=5, routed)           0.886     0.857    tft_ctrl_inst/n_0_cnt_v[10]_i_4
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.153     1.010 r  tft_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.571     1.582    tft_ctrl_inst/p_0_in[8]
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    27.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.350    27.198    
                         clock uncertainty           -0.080    27.118    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)       -0.265    26.853    tft_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         26.853    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                 25.271    

Slack (MET) :             25.416ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.683%)  route 3.651ns (79.317%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.493ns = ( 27.547 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.884     0.771    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124     0.895 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.802     1.697    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.821 r  tft_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    tft_ctrl_inst/p_0_in[2]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.644    27.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.311    27.236    
                         clock uncertainty           -0.080    27.156    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.081    27.237    tft_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         27.237    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 25.416    

Slack (MET) :             25.427ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.978ns (21.129%)  route 3.651ns (78.871%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.493ns = ( 27.547 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.884     0.771    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124     0.895 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.802     1.697    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.150     1.847 r  tft_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    tft_ctrl_inst/p_0_in[3]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.644    27.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.311    27.236    
                         clock uncertainty           -0.080    27.156    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.118    27.274    tft_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 25.427    

Slack (MET) :             25.489ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.978ns (21.414%)  route 3.589ns (78.586%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.493ns = ( 27.547 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.884     0.771    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124     0.895 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.741     1.636    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.150     1.786 r  tft_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    tft_ctrl_inst/p_0_in[1]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.644    27.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism             -0.311    27.236    
                         clock uncertainty           -0.080    27.156    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.118    27.274    tft_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         27.274    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                 25.489    

Slack (MET) :             25.692ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.952ns (22.013%)  route 3.373ns (77.987%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.493ns = ( 27.547 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 f  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 f  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          0.884     0.771    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124     0.895 r  tft_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=4, routed)           0.524     1.419    tft_ctrl_inst/n_0_cnt_v[9]_i_2
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.543 r  tft_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=1, routed)           0.000     1.543    tft_ctrl_inst/p_0_in[9]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.644    27.547    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.311    27.236    
                         clock uncertainty           -0.080    27.156    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.079    27.235    tft_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         27.235    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 25.692    

Slack (MET) :             25.720ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.733ns (18.621%)  route 3.203ns (81.379%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.498ns = ( 27.542 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 r  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.492    -0.834    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    -0.710 r  tft_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=1, routed)           1.038     0.328    tft_ctrl_inst/n_0_cnt_h[9]_i_2
    SLICE_X2Y25          LUT5 (Prop_lut5_I3_O)        0.153     0.481 r  tft_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.674     1.155    tft_ctrl_inst/cnt_h[9]
    SLICE_X2Y25          FDCE                                         r  tft_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    27.542    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X2Y25                                                       r  tft_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.350    27.192    
                         clock uncertainty           -0.080    27.112    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)       -0.237    26.875    tft_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         26.875    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 25.720    

Slack (MET) :             25.927ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.687%)  route 3.063ns (81.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.492ns = ( 27.548 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 f  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 r  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 r  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          1.099     0.986    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    27.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[10]/C
                         clock pessimism             -0.350    27.198    
                         clock uncertainty           -0.080    27.118    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    26.913    tft_ctrl_inst/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 25.927    

Slack (MET) :             25.927ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.687%)  route 3.063ns (81.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.492ns = ( 27.548 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 f  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 r  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 r  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          1.099     0.986    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    27.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.350    27.198    
                         clock uncertainty           -0.080    27.118    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    26.913    tft_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 25.927    

Slack (MET) :             25.927ns  (required time - arrival time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.041ns  (clk_out1_clk_wiz_0 rise@30.041ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.687%)  route 3.063ns (81.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.492ns = ( 27.548 - 30.041 ) 
    Source Clock Delay      (SCD):    -2.781ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.314    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.552 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.703    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.602 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.821    -2.781    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.325 f  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          1.260    -1.065    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.124    -0.941 r  tft_ctrl_inst/tft_hs_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.704    -0.237    tft_ctrl_inst/n_0_tft_hs_OBUF_inst_i_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.113 r  tft_ctrl_inst/cnt_v[10]_i_1/O
                         net (fo=15, routed)          1.099     0.986    tft_ctrl_inst/n_0_cnt_v[10]_i_1
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.041    30.041 r  
    AA9                                               0.000    30.041 r  sys_clk
                         net (fo=0)                   0.000    30.041    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    30.914 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.095    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    24.126 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    25.812    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.903 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    27.548    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism             -0.350    27.198    
                         clock uncertainty           -0.080    27.118    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    26.913    tft_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 25.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.614    -0.535    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=15, routed)          0.170    -0.223    tft_ctrl_inst/n_0_cnt_h_reg[0]
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.042    -0.181 r  tft_ctrl_inst/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tft_ctrl_inst/cnt_h[0]
    SLICE_X5Y29          FDCE                                         r  tft_ctrl_inst/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.881    -0.304    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y29                                                       r  tft_ctrl_inst/cnt_h_reg[0]/C
                         clock pessimism             -0.231    -0.535    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.105    -0.430    tft_ctrl_inst/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.615    -0.534    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  tft_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=15, routed)          0.174    -0.196    tft_ctrl_inst/cnt_v_reg[9]
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  tft_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    tft_ctrl_inst/p_0_in[9]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.882    -0.303    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.231    -0.534    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.121    -0.413    tft_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.610    -0.539    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X2Y25                                                       r  tft_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  tft_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=15, routed)          0.187    -0.187    tft_ctrl_inst/n_0_cnt_h_reg[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.043    -0.144 r  tft_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    tft_ctrl_inst/cnt_h[4]
    SLICE_X2Y25          FDCE                                         r  tft_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.308    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X2Y25                                                       r  tft_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.131    -0.408    tft_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.613    -0.536    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y28                                                       r  tft_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  tft_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=10, routed)          0.180    -0.214    tft_ctrl_inst/cnt_v_reg[5]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.169 r  tft_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    tft_ctrl_inst/p_0_in[5]
    SLICE_X5Y28          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.880    -0.305    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X5Y28                                                       r  tft_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.091    -0.445    tft_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.611    -0.538    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y26                                                       r  tft_ctrl_inst/cnt_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  tft_ctrl_inst/cnt_h_reg[10]/Q
                         net (fo=14, routed)          0.187    -0.186    tft_ctrl_inst/n_0_cnt_h_reg[10]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.141 r  tft_ctrl_inst/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    tft_ctrl_inst/cnt_h[10]
    SLICE_X4Y26          FDCE                                         r  tft_ctrl_inst/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.308    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y26                                                       r  tft_ctrl_inst/cnt_h_reg[10]/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.120    -0.418    tft_ctrl_inst/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.610    -0.539    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X2Y25                                                       r  tft_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  tft_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=15, routed)          0.187    -0.187    tft_ctrl_inst/n_0_cnt_h_reg[3]
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.142 r  tft_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    tft_ctrl_inst/cnt_h[3]
    SLICE_X2Y25          FDCE                                         r  tft_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.308    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X2Y25                                                       r  tft_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.120    -0.419    tft_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.614    -0.535    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  tft_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=12, routed)          0.204    -0.190    tft_ctrl_inst/cnt_v_reg[6]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.042    -0.148 r  tft_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    tft_ctrl_inst/p_0_in[7]
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.882    -0.303    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.107    -0.428    tft_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.548%)  route 0.199ns (48.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.615    -0.534    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=17, routed)          0.199    -0.171    tft_ctrl_inst/pix_y0[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.048    -0.123 r  tft_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    tft_ctrl_inst/p_0_in[3]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.882    -0.303    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.231    -0.534    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.131    -0.403    tft_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.192%)  route 0.199ns (48.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.615    -0.534    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=17, routed)          0.199    -0.171    tft_ctrl_inst/pix_y0[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  tft_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    tft_ctrl_inst/p_0_in[2]
    SLICE_X4Y30          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.882    -0.303    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X4Y30                                                       r  tft_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.231    -0.534    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.121    -0.413    tft_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 tft_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Destination:            tft_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.020ns period=30.041ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.707 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.174    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.614    -0.535    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  tft_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=12, routed)          0.204    -0.190    tft_ctrl_inst/cnt_v_reg[6]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.045    -0.145 r  tft_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    tft_ctrl_inst/p_0_in[6]
    SLICE_X3Y29          FDCE                                         r  tft_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  sys_clk
                         net (fo=0)                   0.000     0.000    uclk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  uclk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.906    uclk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.794 r  uclk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.214    uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  uclk_wiz/inst/clkout1_buf/O
                         net (fo=24, routed)          0.882    -0.303    tft_ctrl_inst/tft_clk_OBUF
    SLICE_X3Y29                                                       r  tft_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091    -0.444    tft_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 15.0204 }
Period:             30.041
Sources:            { uclk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                   
Min Period        n/a     BUFG/I             n/a            2.155     30.041  27.886   BUFGCTRL_X0Y0   uclk_wiz/inst/clkout1_buf/I           
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     30.041  28.792   PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKOUT0  
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X5Y29     tft_ctrl_inst/cnt_h_reg[0]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[10]/C         
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[1]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X4Y25     tft_ctrl_inst/cnt_h_reg[2]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[3]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[4]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[5]/C          
Min Period        n/a     FDCE/C             n/a            1.000     30.041  29.041   SLICE_X3Y26     tft_ctrl_inst/cnt_h_reg[6]/C          
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   30.041  129.959  PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X5Y29     tft_ctrl_inst/cnt_h_reg[0]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X3Y29     tft_ctrl_inst/cnt_v_reg[10]/C         
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X5Y28     tft_ctrl_inst/cnt_v_reg[5]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X3Y29     tft_ctrl_inst/cnt_v_reg[6]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X3Y29     tft_ctrl_inst/cnt_v_reg[7]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X3Y29     tft_ctrl_inst/cnt_v_reg[8]/C          
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X5Y29     tft_ctrl_inst/cnt_h_reg[0]/C          
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[10]/C         
Low Pulse Width   Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[10]/C         
Low Pulse Width   Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[1]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X9Y23     tft_disp_inst/pix_data_reg[23]/C      
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X5Y29     tft_ctrl_inst/cnt_h_reg[0]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X5Y29     tft_ctrl_inst/cnt_h_reg[0]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[10]/C         
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y26     tft_ctrl_inst/cnt_h_reg[10]/C         
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[1]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[1]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y25     tft_ctrl_inst/cnt_h_reg[2]/C          
High Pulse Width  Fast    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X4Y25     tft_ctrl_inst/cnt_h_reg[2]/C          
High Pulse Width  Slow    FDCE/C             n/a            0.500     15.020  14.520   SLICE_X2Y25     tft_ctrl_inst/cnt_h_reg[3]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 16 }
Period:             32.000
Sources:            { uclk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                    
Min Period  n/a     BUFG/I              n/a            2.155     32.000  29.845   BUFGCTRL_X0Y1   uclk_wiz/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     32.000  30.751   PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     32.000  30.751   PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    32.000  20.633   PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   32.000  128.000  PLLE2_ADV_X0Y0  uclk_wiz/inst/plle2_adv_inst/CLKFBOUT  



