// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/instrCache1/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0: 0000000000000000
1: 0000000000000010
2: 0100000000000010
3: 0000000000000001
4: 0100010000000010
5: 1010101010101010
6: 0100100000000010
7: 1111111111111111
8: 0010000000000011
9: 0011000010000100
10: 0010010010000000
11: 0010110000000100
12: 0010000000000011
13: 0010001000101011
14: 0011010011001001
15: 0011100000000100
16: 0010000101001011
17: 0010001010001011
18: 0011111000111001
19: 0011101100000000
20: 0010000000000011
