// Seed: 2209015742
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2
    , id_16,
    output tri1 id_3,
    output wire id_4,
    output tri id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_17,
    input tri0 id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14
);
  wire id_18;
  tri0 id_19;
  assign id_19 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16,
    output tri1 id_17
    , id_26,
    output supply0 id_18,
    output supply1 id_19,
    input supply1 id_20,
    input wire id_21,
    output wand id_22,
    input tri id_23,
    output supply1 id_24
);
  wor id_27 = 1;
  module_0(
      id_20,
      id_11,
      id_17,
      id_22,
      id_17,
      id_19,
      id_24,
      id_14,
      id_10,
      id_7,
      id_20,
      id_1,
      id_1,
      id_16,
      id_12
  );
endmodule
