{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393762142296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393762142296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 20:09:02 2014 " "Processing started: Sun Mar 02 20:09:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393762142296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393762142296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex23 -c ex23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex23 -c ex23" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393762142296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1393762142687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_input.v 1 1 " "Found 1 design units, including 1 entities, in source file video_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_input " "Found entity 1: video_input" {  } { { "video_input.v" "" { Text "D:/FpgaExample/ex23/video_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file video_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ctrl " "Found entity 1: video_ctrl" {  } { { "video_ctrl.v" "" { Text "D:/FpgaExample/ex23/video_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Found entity 1: sys_ctrl" {  } { { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_para.v 0 0 " "Found 0 design units, including 0 entities, in source file sdr_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "sdram_wr_data.v" "" { Text "D:/FpgaExample/ex23/sdram_wr_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "sdram_top.v" "" { Text "D:/FpgaExample/ex23/sdram_top.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdram_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "sdram_cmd.v" "" { Text "D:/FpgaExample/ex23/sdram_cmd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfifo_ctrl " "Found entity 1: sdfifo_ctrl" {  } { { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex23/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_gene.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_gene.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_gene " "Found entity 1: iic_gene" {  } { { "iic_gene.v" "" { Text "D:/FpgaExample/ex23/iic_gene.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "iic_ctrl.v" "" { Text "D:/FpgaExample/ex23/iic_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142812 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ex2.v " "Can't analyze file -- file ex2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1393762142812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "mypll.v" "" { Text "D:/FpgaExample/ex23/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_initrom.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_initrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_initrom " "Found entity 1: iic_initrom" {  } { { "iic_initrom.v" "" { Text "D:/FpgaExample/ex23/iic_initrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_fifo " "Found entity 1: video_fifo" {  } { { "video_fifo.v" "" { Text "D:/FpgaExample/ex23/video_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "rdfifo.v" "" { Text "D:/FpgaExample/ex23/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "D:/FpgaExample/ex23/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762142828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex23.v 1 1 " "Using design file ex23.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex23 " "Found entity 1: ex23" {  } { { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762142921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1393762142921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex23 " "Elaborating entity \"ex23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1393762142921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:uut_sysctrl " "Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\"" {  } { { "ex23.v" "uut_sysctrl" { Text "D:/FpgaExample/ex23/ex23.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762142937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll sys_ctrl:uut_sysctrl\|mypll:mypll_inst " "Elaborating entity \"mypll\" for hierarchy \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\"" {  } { { "sys_ctrl.v" "mypll_inst" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762142937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll.v" "altpll_component" { Text "D:/FpgaExample/ex23/mypll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll.v" "" { Text "D:/FpgaExample/ex23/mypll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1393762143031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component " "Instantiated megafunction \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 9500 " "Parameter \"clk3_phase_shift\" = \"9500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143046 ""}  } { { "mypll.v" "" { Text "D:/FpgaExample/ex23/mypll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1393762143046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_input video_input:uut_videoinput " "Elaborating entity \"video_input\" for hierarchy \"video_input:uut_videoinput\"" {  } { { "ex23.v" "uut_videoinput" { Text "D:/FpgaExample/ex23/ex23.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl video_input:uut_videoinput\|iic_ctrl:uut_iicctrl " "Elaborating entity \"iic_ctrl\" for hierarchy \"video_input:uut_videoinput\|iic_ctrl:uut_iicctrl\"" {  } { { "video_input.v" "uut_iicctrl" { Text "D:/FpgaExample/ex23/video_input.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iic_rddb iic_ctrl.v(77) " "Verilog HDL or VHDL warning at iic_ctrl.v(77): object \"iic_rddb\" assigned a value but never read" {  } { { "iic_ctrl.v" "" { Text "D:/FpgaExample/ex23/iic_ctrl.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1393762143156 "|ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_ctrl.v(128) " "Verilog HDL Case Statement information at iic_ctrl.v(128): all case item expressions in this case statement are onehot" {  } { { "iic_ctrl.v" "" { Text "D:/FpgaExample/ex23/iic_ctrl.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1393762143156 "|ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_gene video_input:uut_videoinput\|iic_gene:uut_iicgene " "Elaborating entity \"iic_gene\" for hierarchy \"video_input:uut_videoinput\|iic_gene:uut_iicgene\"" {  } { { "video_input.v" "uut_iicgene" { Text "D:/FpgaExample/ex23/video_input.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_initrom video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom " "Elaborating entity \"iic_initrom\" for hierarchy \"video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\"" {  } { { "iic_gene.v" "uut_iicinitrom" { Text "D:/FpgaExample/ex23/iic_gene.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component\"" {  } { { "iic_initrom.v" "altsyncram_component" { Text "D:/FpgaExample/ex23/iic_initrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component\"" {  } { { "iic_initrom.v" "" { Text "D:/FpgaExample/ex23/iic_initrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1393762143203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file iic_init.mif " "Parameter \"init_file\" = \"iic_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143203 ""}  } { { "iic_initrom.v" "" { Text "D:/FpgaExample/ex23/iic_initrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1393762143203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be91 " "Found entity 1: altsyncram_be91" {  } { { "db/altsyncram_be91.tdf" "" { Text "D:/FpgaExample/ex23/db/altsyncram_be91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be91 video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component\|altsyncram_be91:auto_generated " "Elaborating entity \"altsyncram_be91\" for hierarchy \"video_input:uut_videoinput\|iic_gene:uut_iicgene\|iic_initrom:uut_iicinitrom\|altsyncram:altsyncram_component\|altsyncram_be91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ctrl video_input:uut_videoinput\|video_ctrl:uut_videoctrl " "Elaborating entity \"video_ctrl\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\"" {  } { { "video_input.v" "uut_videoctrl" { Text "D:/FpgaExample/ex23/video_input.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_fifo video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo " "Elaborating entity \"video_fifo\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\"" {  } { { "video_ctrl.v" "uut_videofifo" { Text "D:/FpgaExample/ex23/video_ctrl.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "video_fifo.v" "dcfifo_mixed_widths_component" { Text "D:/FpgaExample/ex23/video_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "video_fifo.v" "" { Text "D:/FpgaExample/ex23/video_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1393762143390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762143390 ""}  } { { "video_fifo.v" "" { Text "D:/FpgaExample/ex23/video_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1393762143390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdj1 " "Found entity 1: dcfifo_jdj1" {  } { { "db/dcfifo_jdj1.tdf" "" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdj1 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated " "Elaborating entity \"dcfifo_jdj1\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_lfb " "Found entity 1: a_gray2bin_lfb" {  } { { "db/a_gray2bin_lfb.tdf" "" { Text "D:/FpgaExample/ex23/db/a_gray2bin_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_lfb video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_gray2bin_lfb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_lfb\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_gray2bin_lfb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_jdj1.tdf" "rdptr_g_gray2bin" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k47 " "Found entity 1: a_graycounter_k47" {  } { { "db/a_graycounter_k47.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_k47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k47 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_graycounter_k47:rdptr_g1p " "Elaborating entity \"a_graycounter_k47\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_graycounter_k47:rdptr_g1p\"" {  } { { "db/dcfifo_jdj1.tdf" "rdptr_g1p" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fic " "Found entity 1: a_graycounter_fic" {  } { { "db/a_graycounter_fic.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_fic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fic video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_graycounter_fic:wrptr_g1p " "Elaborating entity \"a_graycounter_fic\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|a_graycounter_fic:wrptr_g1p\"" {  } { { "db/dcfifo_jdj1.tdf" "wrptr_g1p" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5h31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5h31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5h31 " "Found entity 1: altsyncram_5h31" {  } { { "db/altsyncram_5h31.tdf" "" { Text "D:/FpgaExample/ex23/db/altsyncram_5h31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5h31 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|altsyncram_5h31:fifo_ram " "Elaborating entity \"altsyncram_5h31\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|altsyncram_5h31:fifo_ram\"" {  } { { "db/dcfifo_jdj1.tdf" "fifo_ram" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_jdj1.tdf" "rs_brp" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_jdj1.tdf" "rs_dgwp" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_jdj1.tdf" "ws_dgrp" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_656.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_656.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_656 " "Found entity 1: cmpr_656" {  } { { "db/cmpr_656.tdf" "" { Text "D:/FpgaExample/ex23/db/cmpr_656.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_656 video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|cmpr_656:rdempty_eq_comp " "Elaborating entity \"cmpr_656\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|cmpr_656:rdempty_eq_comp\"" {  } { { "db/dcfifo_jdj1.tdf" "rdempty_eq_comp" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s2e " "Found entity 1: cntr_s2e" {  } { { "db/cntr_s2e.tdf" "" { Text "D:/FpgaExample/ex23/db/cntr_s2e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762143921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762143921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s2e video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|cntr_s2e:cntr_b " "Elaborating entity \"cntr_s2e\" for hierarchy \"video_input:uut_videoinput\|video_ctrl:uut_videoctrl\|video_fifo:uut_videofifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jdj1:auto_generated\|cntr_s2e:cntr_b\"" {  } { { "db/dcfifo_jdj1.tdf" "cntr_b" { Text "D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:uut_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:uut_lcd_driver\"" {  } { { "ex23.v" "uut_lcd_driver" { Text "D:/FpgaExample/ex23/ex23.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:uut_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:uut_sdramtop\"" {  } { { "ex23.v" "uut_sdramtop" { Text "D:/FpgaExample/ex23/ex23.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:uut_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\"" {  } { { "sdram_top.v" "module_001" { Text "D:/FpgaExample/ex23/sdram_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143921 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(143) " "Verilog HDL Case Statement information at sdram_ctrl.v(143): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdram_ctrl.v" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1393762143937 "|ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(219) " "Verilog HDL Case Statement information at sdram_ctrl.v(219): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdram_ctrl.v" 219 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1393762143937 "|ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:uut_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_cmd:module_002\"" {  } { { "sdram_top.v" "module_002" { Text "D:/FpgaExample/ex23/sdram_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_top:uut_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_wr_data:module_003\"" {  } { { "sdram_top.v" "module_003" { Text "D:/FpgaExample/ex23/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfifo_ctrl sdfifo_ctrl:uut_sdffifoctrl " "Elaborating entity \"sdfifo_ctrl\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\"" {  } { { "ex23.v" "uut_sdffifoctrl" { Text "D:/FpgaExample/ex23/ex23.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\"" {  } { { "sdfifo_ctrl.v" "uut_wrfifo" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762143937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "dcfifo_component" { Text "D:/FpgaExample/ex23/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "" { Text "D:/FpgaExample/ex23/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1393762144203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1393762144203 ""}  } { { "wrfifo.v" "" { Text "D:/FpgaExample/ex23/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1393762144203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mfj1 " "Found entity 1: dcfifo_mfj1" {  } { { "db/dcfifo_mfj1.tdf" "" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mfj1 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated " "Elaborating entity \"dcfifo_mfj1\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/FpgaExample/ex23/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_mfj1.tdf" "wrptr_g_gray2bin" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_mfj1.tdf" "rdptr_g1p" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_mfj1.tdf" "wrptr_g1p" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li31 " "Found entity 1: altsyncram_li31" {  } { { "db/altsyncram_li31.tdf" "" { Text "D:/FpgaExample/ex23/db/altsyncram_li31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_li31 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|altsyncram_li31:fifo_ram " "Elaborating entity \"altsyncram_li31\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|altsyncram_li31:fifo_ram\"" {  } { { "db/dcfifo_mfj1.tdf" "fifo_ram" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_qld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_mfj1.tdf" "rs_dgwp" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe12" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_qld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_mfj1.tdf" "ws_brp" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_mfj1.tdf" "ws_dgrp" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/FpgaExample/ex23/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "D:/FpgaExample/ex23/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/FpgaExample/ex23/db/cmpr_e66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393762144796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393762144796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mfj1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_mfj1.tdf" "rdempty_eq_comp" { Text "D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\"" {  } { { "sdfifo_ctrl.v" "uut_rdfifo" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393762144812 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex23/lcd_driver.v" 84 -1 0 } } { "lcd_driver.v" "" { Text "D:/FpgaExample/ex23/lcd_driver.v" 89 -1 0 } } { "sdram_cmd.v" "" { Text "D:/FpgaExample/ex23/sdram_cmd.v" 71 -1 0 } } { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 31 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_s57.tdf" 32 2 0 } } { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 23 -1 0 } } { "sdfifo_ctrl.v" "" { Text "D:/FpgaExample/ex23/sdfifo_ctrl.v" 70 -1 0 } } { "iic_ctrl.v" "" { Text "D:/FpgaExample/ex23/iic_ctrl.v" 80 -1 0 } } { "iic_ctrl.v" "" { Text "D:/FpgaExample/ex23/iic_ctrl.v" 81 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_ojc.tdf" 32 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_s57.tdf" 45 2 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_ojc.tdf" 45 2 0 } } { "db/a_graycounter_k47.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_k47.tdf" 32 2 0 } } { "db/a_graycounter_k47.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_k47.tdf" 44 2 0 } } { "db/a_graycounter_fic.tdf" "" { Text "D:/FpgaExample/ex23/db/a_graycounter_fic.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1393762147531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1393762147531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en VCC " "Pin \"lcd_en\" is stuck at VCC" {  } { { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1393762148281 "|ex23|lcd_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1393762148281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1393762148656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1393762149640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1393762150125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1393762150125 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sys_ctrl:uut_sysctrl\|mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/mypll_altpll.v" "" { Text "D:/FpgaExample/ex23/db/mypll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mypll.v" "" { Text "D:/FpgaExample/ex23/mypll.v" 115 0 0 } } { "sys_ctrl.v" "" { Text "D:/FpgaExample/ex23/sys_ctrl.v" 64 0 0 } } { "ex23.v" "" { Text "D:/FpgaExample/ex23/ex23.v" 75 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1393762150265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1107 " "Implemented 1107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1393762150406 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1393762150406 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1393762150406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1393762150406 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1393762150406 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1393762150406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1393762150406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393762150468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 02 20:09:10 2014 " "Processing ended: Sun Mar 02 20:09:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393762150468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393762150468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393762150468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393762150468 ""}
