// Seed: 4047679761
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  initial
  `define pp_5 (  pp_6  )  0
  assign id_1 = ~"";
  wire id_7;
  wire id_8;
  id_9(
      .id_0(id_4), .id_1(`pp_6), .id_2(id_1)
  );
  assign id_7 = (!-1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  bit id_2;
  parameter id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_2 = id_2;
  assign id_3 = -1;
  always id_2 <= 1'b0;
endmodule
