#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 28 14:58:02 2024
# Process ID: 8380
# Current directory: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1
# Command line: vivado.exe -log LampCtrl138.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LampCtrl138.tcl
# Log file: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1/LampCtrl138.vds
# Journal file: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LampCtrl138.tcl -notrace
Command: synth_design -top LampCtrl138 -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.664 ; gain = 20.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LampCtrl138' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v:9]
INFO: [Synth 8-6157] synthesizing module 'NAND_GATE_4_INPUTS' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NAND_GATE_4_INPUTS' (1#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'D_74LS138' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE_3_INPUTS' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE_3_INPUTS' (2#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (3#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'NAND_GATE_3_INPUTS' [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NAND_GATE_3_INPUTS' (4#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'D_74LS138' (5#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LampCtrl138' (6#1) [C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1179.922 ; gain = 72.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1179.922 ; gain = 72.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1179.922 ; gain = 72.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1179.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new/lamp_xdc.xdc]
Finished Parsing XDC File [C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new/lamp_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new/lamp_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LampCtrl138_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LampCtrl138_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1278.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.863 ; gain = 171.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1283.723 ; gain = 176.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |IBUF |     3|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.523 ; gain = 83.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1289.523 ; gain = 182.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.391 ; gain = 202.371
INFO: [Common 17-1381] The checkpoint 'C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1/LampCtrl138.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LampCtrl138_utilization_synth.rpt -pb LampCtrl138_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 14:58:28 2024...
