
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 17 23:30:00 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Mon Mar 17 23:30:40 2025
viaInitial ends at Mon Mar 17 23:30:40 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.29min, fe_real=0.72min, fe_mem=469.6M) ***
*** Begin netlist parsing (mem=469.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 497.215M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=497.2M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 36565 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 573.727M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:18.8, real=0:00:44.0, peak res=325.1M, current mem=695.8M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=340.4M, current mem=713.1M)
Current (total cpu=0:00:18.9, real=0:00:44.0, peak res=340.4M, current mem=713.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 1200 1200 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1153.01 CPU=0:00:06.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1153.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:00:31.3 mem=1153.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.71 sec
Total Real time: 12.0 sec
Total Memory Usage: 1043.886719 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36568 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36568 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1043.9M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 70 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:01.0, mem: 1043.9M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1043.9M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 17 23:31:04 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1929.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2094
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1048
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1947.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 118 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar 17 23:31:04 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 17 23:31:05 2025

sroute post-processing starts at Mon Mar 17 23:31:05 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 17 23:31:05 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 16.57 megs
sroute: Total Peak Memory used = 1060.45 megs
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1081.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1081.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1081.5M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1081.5M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Moving Pin [out[159]] to LEGAL location ( 371.700    0.000 2 )
Moving Pin [out[158]] to LEGAL location ( 374.700    0.000 2 )
Moving Pin [out[157]] to LEGAL location ( 377.700    0.000 2 )
Moving Pin [out[156]] to LEGAL location ( 380.700    0.000 2 )
Moving Pin [out[155]] to LEGAL location ( 383.700    0.000 2 )
Moving Pin [out[154]] to LEGAL location ( 386.700    0.000 2 )
Moving Pin [out[153]] to LEGAL location ( 389.700    0.000 2 )
Moving Pin [out[152]] to LEGAL location ( 392.700    0.000 2 )
Moving Pin [out[151]] to LEGAL location ( 395.700    0.000 2 )
Moving Pin [out[150]] to LEGAL location ( 398.700    0.000 2 )
Moving Pin [out[149]] to LEGAL location ( 401.700    0.000 2 )
Moving Pin [out[148]] to LEGAL location ( 404.700    0.000 2 )
Moving Pin [out[147]] to LEGAL location ( 407.700    0.000 2 )
Moving Pin [out[146]] to LEGAL location ( 410.700    0.000 2 )
Moving Pin [out[145]] to LEGAL location ( 413.700    0.000 2 )
Moving Pin [out[144]] to LEGAL location ( 416.700    0.000 2 )
Moving Pin [out[143]] to LEGAL location ( 419.700    0.000 2 )
Moving Pin [out[142]] to LEGAL location ( 422.700    0.000 2 )
Moving Pin [out[141]] to LEGAL location ( 425.700    0.000 2 )
Moving Pin [out[140]] to LEGAL location ( 428.700    0.000 2 )
Moving Pin [out[139]] to LEGAL location ( 431.700    0.000 2 )
Moving Pin [out[138]] to LEGAL location ( 434.700    0.000 2 )
Moving Pin [out[137]] to LEGAL location ( 437.700    0.000 2 )
Moving Pin [out[136]] to LEGAL location ( 440.700    0.000 2 )
Moving Pin [out[135]] to LEGAL location ( 443.700    0.000 2 )
Moving Pin [out[134]] to LEGAL location ( 446.700    0.000 2 )
Moving Pin [out[133]] to LEGAL location ( 449.700    0.000 2 )
Moving Pin [out[132]] to LEGAL location ( 452.700    0.000 2 )
Moving Pin [out[131]] to LEGAL location ( 455.700    0.000 2 )
Moving Pin [out[130]] to LEGAL location ( 458.700    0.000 2 )
Moving Pin [out[129]] to LEGAL location ( 461.700    0.000 2 )
Moving Pin [out[128]] to LEGAL location ( 464.700    0.000 2 )
Moving Pin [out[127]] to LEGAL location ( 467.700    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 470.700    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 473.700    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 476.700    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 479.700    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 482.700    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 485.700    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 488.700    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 491.700    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 494.700    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 497.700    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 500.700    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 503.700    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 506.700    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 509.700    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 512.700    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 515.700    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 518.700    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 521.700    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 524.700    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 527.700    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 530.700    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 533.700    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 536.700    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 539.700    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 542.700    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 545.700    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 548.700    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 551.700    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 554.700    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 557.700    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 560.700    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 563.700    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 566.700    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 569.700    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 572.700    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 575.700    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 578.700    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 581.700    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 584.700    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 587.700    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 590.700    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 593.700    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 596.700    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 599.700    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 602.700    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 605.700    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 608.700    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 611.700    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 614.700    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 617.700    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 620.700    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 623.700    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 626.700    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 629.700    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 632.700    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 635.700    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 638.700    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 641.700    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 644.700    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 647.700    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 650.700    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 653.700    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 656.700    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 659.700    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 662.700    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 665.700    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 668.700    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 671.700    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 674.700    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 677.700    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 680.700    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 683.700    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 686.700    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 689.700    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 692.700    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 695.700    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 698.700    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 701.700    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 704.700    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 707.700    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 710.700    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 713.700    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 716.700    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 719.700    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 722.700    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 725.700    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 728.700    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 731.700    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 734.700    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 737.700    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 740.700    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 743.700    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 746.700    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 749.700    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 752.700    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 755.700    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 758.700    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 761.700    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 764.700    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 767.700    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 770.700    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 773.700    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 776.700    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 779.700    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 782.700    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 785.700    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 788.700    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 791.700    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 794.700    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 797.700    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 800.700    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 803.700    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 806.700    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 809.700    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 812.700    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 815.700    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 818.700    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 821.700    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 824.700    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 827.700    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 830.700    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 833.700    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 836.700    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 839.700    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 842.700    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 845.700    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 848.700    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1081.5M).
<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> zoomOut
<CMD> zoomOut
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomIn
<CMD> selectPhyPin 0.0000 551.7500 0.5200 551.8500 3 {mem_in[24]}
<CMD> zoomOut
<CMD> zoomOut
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectMarker 392.6600 0.0520 392.7400 0.4680 3 11 169
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 451.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 453.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 455.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 457.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 459.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 461.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 463.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 465.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 467.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 469.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 471.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 473.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 475.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 477.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 479.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 481.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 483.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 485.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 487.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 489.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 491.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 493.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 495.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 497.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 499.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 501.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 503.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 505.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 507.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 509.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 511.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 513.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 515.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 517.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 519.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 521.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 523.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 525.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 527.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 529.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 531.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 533.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 535.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 537.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 539.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 541.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 543.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 545.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 547.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 549.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 551.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 553.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 555.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 557.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 559.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 561.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 563.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 565.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 567.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 569.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 571.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 573.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 575.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 577.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 579.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 581.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 583.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 585.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 587.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 589.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 591.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 593.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 595.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 597.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 599.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 601.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 603.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 605.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 607.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 609.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 611.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 613.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 615.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 617.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 619.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 621.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 623.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 625.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 627.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 629.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 631.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 633.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 635.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 637.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 639.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 641.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 643.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 645.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 647.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 649.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 651.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 653.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 655.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 657.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 659.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 661.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 663.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 665.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 667.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 669.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 671.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 673.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 675.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 677.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 679.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 681.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 683.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 685.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 687.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 689.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 691.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 693.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 695.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 697.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 699.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 701.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 703.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 705.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 707.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 709.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 711.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 713.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 715.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 717.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 719.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 721.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 723.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 725.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 727.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 729.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 731.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 733.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 735.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 737.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 739.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 741.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 743.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 745.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 747.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 749.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 751.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 753.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 755.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 757.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 759.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 761.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 763.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 765.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 767.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 769.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomOut
<CMD> zoomOut
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.5M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1108.5M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 530.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 531.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 532.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 533.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 534.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 536.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 537.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 538.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 539.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 540.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 541.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 542.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 543.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 544.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 545.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 546.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 547.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 548.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 549.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 550.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 551.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 552.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 553.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 554.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 555.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 556.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 557.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 558.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 559.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 560.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 561.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 562.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 563.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 564.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 565.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 566.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 567.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 568.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 569.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 570.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 571.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 572.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 573.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 574.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 575.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 576.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 577.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 578.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 579.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 580.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 581.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 582.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 583.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 584.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 585.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 586.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 587.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 588.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 589.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 590.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 591.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 592.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 593.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 594.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 595.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 596.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 597.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 598.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 599.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 600.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 601.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 602.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 603.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 604.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 605.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 606.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 607.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 608.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 609.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 610.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 611.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 612.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 613.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 614.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 615.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 616.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 617.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 618.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 619.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 620.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 621.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 622.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 623.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 624.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 625.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 626.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 627.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 628.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 629.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 630.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 631.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 632.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 633.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 634.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 635.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 636.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 637.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 638.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 639.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 640.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 641.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 642.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 643.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 644.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 645.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 646.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 647.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 648.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 649.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 650.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 651.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 652.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 653.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 654.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 655.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 656.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 657.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 658.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 659.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 660.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 661.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 662.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 663.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 664.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 665.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 666.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 667.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 668.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 669.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 670.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 671.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 672.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 673.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 674.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 675.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 676.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 677.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 678.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 679.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 680.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 681.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 682.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 683.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 684.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 685.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 686.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 687.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 688.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 689.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1108.5M).
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1215.77 CPU=0:00:06.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.3  real=0:00:08.0  mem= 1215.8M) ***
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:03:05 mem=1215.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.94 sec
Total Real time: 12.0 sec
Total Memory Usage: 1119.238281 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 6 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1119.2M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (1219.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 54.82) (1219.00, 54.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 88.64) (1219.00, 88.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 359.20) (1219.00, 359.20) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 393.02) (1219.00, 393.02) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 426.84) (1219.00, 426.84) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 460.66) (1219.00, 460.66) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 494.48) (1219.00, 494.48) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 528.30) (1219.00, 528.30) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 562.12) (1219.00, 562.12) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 629.76) (1219.00, 629.76) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 663.58) (1219.00, 663.58) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 697.40) (1219.00, 697.40) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 731.22) (1219.00, 731.22) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 798.86) (1219.00, 798.86) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 832.68) (1219.00, 832.68) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1137.06) (1219.00, 1137.06) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1170.88) (1219.00, 1170.88) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.00, 29.00) (1214.00, 29.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.00, 62.82) (1214.00, 62.82) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 121.46) (1213.75, 121.76)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 125.04) (1213.75, 125.36)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 596.64) (1213.75, 596.97)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 765.84) (1213.75, 766.16)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 899.27) (1213.75, 899.36)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 902.64) (1213.75, 902.97)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 935.03) (1213.75, 935.36)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 1068.42) (1213.75, 1068.56)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 1071.83) (1213.75, 1072.17)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (1213.75, 1104.23) (1213.75, 1104.56)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 121.46) (603.40, 121.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (831.40, 121.46) (1210.00, 121.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1210.00, 121.46) (1213.75, 121.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 125.04) (10.00, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 125.04) (13.25, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1211.75, 125.04) (1219.00, 125.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 189.84) (10.00, 190.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 189.84) (603.40, 190.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (831.40, 189.84) (1210.00, 190.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1210.00, 189.84) (1219.00, 190.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 258.23) (10.00, 258.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 258.23) (603.40, 258.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (831.40, 258.23) (1210.00, 258.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1210.00, 258.23) (1219.00, 258.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 290.64) (10.00, 290.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 290.64) (603.40, 290.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (831.40, 290.64) (1210.00, 290.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1210.00, 290.64) (1219.00, 290.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 596.64) (1210.00, 596.94)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1210.00, 596.64) (1213.75, 596.94)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
The power planner created 129 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1119.2M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1119.2M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 17 23:42:26 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2004.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 physical pins
  358 physical pins: 0 unplaced, 0 placed, 358 fixed
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 506 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2017.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 162 via definition ...
 Updating DB with 358 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 13.31 megs
sroute: Total Peak Memory used = 1132.55 megs
<CMD> fit
<CMD> zoomIn
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.5M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.5M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 551.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 552.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 553.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 554.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 555.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 556.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 557.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 558.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 559.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 560.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 561.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 562.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 563.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 564.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 565.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 566.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 567.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 568.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 569.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 570.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 571.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 572.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 573.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 574.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 575.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 576.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 577.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 578.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 579.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 580.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 581.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 582.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 583.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 584.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 585.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 586.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 587.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 588.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 589.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 590.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 591.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 592.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 593.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 594.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 595.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 596.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 597.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 598.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 599.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 600.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 601.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 602.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 603.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 604.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 605.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 606.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 607.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 608.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 609.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 610.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 611.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 612.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 613.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 614.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 615.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 616.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 617.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 618.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 619.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 620.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 621.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 622.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 623.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 624.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 625.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 626.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 627.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 628.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 629.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 630.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 631.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 632.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 633.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 634.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 635.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 636.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 637.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 638.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 639.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 640.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 641.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 642.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 643.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 644.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 645.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 646.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 647.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 648.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 649.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 650.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 651.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 652.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 653.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 654.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 655.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 656.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 657.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 658.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 659.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 660.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 661.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 662.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 663.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 664.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 665.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 666.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 667.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 668.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 669.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 670.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 671.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 672.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 673.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 674.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 675.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 676.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 677.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 678.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 679.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 680.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 681.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 682.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 683.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 684.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 685.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 686.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 687.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 688.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 689.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 690.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 691.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 692.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 693.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 694.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 695.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 696.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 697.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 698.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 699.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 700.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 701.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 702.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 703.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 704.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 705.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 706.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 707.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 708.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 709.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.5M).
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> zoomOut
<CMD> zoomOut
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1236.73 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 1236.7M) ***
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:03:33 mem=1236.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.44 sec
Total Real time: 11.0 sec
Total Memory Usage: 1137.300781 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M4 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (6.00, 6.00) (1214.00, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (6.00, 6.00) (1234.00, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (1.00, 1.00) (1219.00, 4.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (1.00, 1.00) (1239.00, 4.00)
The power planner created 2 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1137.3M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 121.46) (12.25, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 594.94) (12.25, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 764.04) (12.25, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 899.32) (12.25, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 933.14) (12.25, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1068.42) (12.25, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1102.24) (12.25, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 121.46) (1212.75, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 594.94) (1212.75, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 764.04) (1212.75, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 899.32) (1212.75, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 933.14) (1212.75, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1068.42) (1212.75, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1102.24) (1212.75, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (1219.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 54.82) (1219.00, 54.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 88.64) (1219.00, 88.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.25, 122.46) (603.98, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (830.78, 122.46) (1213.75, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 124.96) (13.25, 124.96) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1137.3M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1137.3M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 17 23:43:59 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2022.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 physical pins
  358 physical pins: 0 unplaced, 0 placed, 358 fixed
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 506 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2024.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 164 via definition ...
 Updating DB with 358 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = -0.74 megs
sroute: Total Peak Memory used = 1136.56 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.6M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.6M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 551.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 552.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 553.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 554.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 555.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 556.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 557.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 558.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 559.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 560.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 561.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 562.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 563.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 564.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 565.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 566.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 567.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 568.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 569.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 570.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 571.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 572.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 573.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 574.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 575.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 576.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 577.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 578.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 579.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 580.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 581.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 582.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 583.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 584.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 585.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 586.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 587.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 588.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 589.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 590.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 591.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 592.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 593.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 594.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 595.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 596.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 597.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 598.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 599.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 600.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 601.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 602.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 603.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 604.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 605.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 606.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 607.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 608.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 609.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 610.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 611.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 612.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 613.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 614.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 615.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 616.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 617.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 618.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 619.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 620.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 621.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 622.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 623.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 624.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 625.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 626.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 627.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 628.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 629.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 630.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 631.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 632.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 633.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 634.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 635.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 636.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 637.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 638.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 639.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 640.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 641.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 642.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 643.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 644.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 645.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 646.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 647.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 648.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 649.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 650.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 651.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 652.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 653.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 654.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 655.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 656.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 657.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 658.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 659.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 660.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 661.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 662.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 663.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 664.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 665.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 666.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 667.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 668.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 669.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 670.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 671.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 672.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 673.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 674.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 675.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 676.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 677.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 678.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 679.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 680.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 681.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 682.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 683.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 684.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 685.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 686.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 687.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 688.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 689.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 690.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 691.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 692.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 693.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 694.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 695.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 696.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 697.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 698.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 699.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 700.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 701.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 702.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 703.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 704.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 705.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 706.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 707.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 708.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 709.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.6M).
<CMD> fit
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1238.09 CPU=0:00:06.6 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1238.1M) ***
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:03:50 mem=1238.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.23 sec
Total Real time: 13.0 sec
Total Memory Usage: 1137.660156 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1137.7M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 121.46) (12.25, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 594.94) (12.25, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 764.04) (12.25, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 899.32) (12.25, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 933.14) (12.25, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1068.42) (12.25, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1102.24) (12.25, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 121.46) (1212.75, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 594.94) (1212.75, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 764.04) (1212.75, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 899.32) (1212.75, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 933.14) (1212.75, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1068.42) (1212.75, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1102.24) (1212.75, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (1219.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 54.82) (1219.00, 54.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 88.64) (1219.00, 88.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.25, 122.46) (603.98, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (830.78, 122.46) (1213.75, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 124.96) (13.25, 124.96) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1137.7M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1137.7M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 17 23:44:35 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2024.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 physical pins
  358 physical pins: 0 unplaced, 0 placed, 358 fixed
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 506 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2028.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 164 via definition ...
 Updating DB with 358 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 5.31 megs
sroute: Total Peak Memory used = 1142.97 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.0M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 551.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 552.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 553.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 554.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 555.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 556.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 557.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 558.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 559.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 560.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 561.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 562.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 563.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 564.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 565.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 566.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 567.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 568.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 569.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 570.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 571.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 572.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 573.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 574.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 575.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 576.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 577.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 578.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 579.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 580.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 581.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 582.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 583.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 584.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 585.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 586.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 587.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 588.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 589.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 590.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 591.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 592.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 593.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 594.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 595.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 596.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 597.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 598.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 599.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 600.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 601.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 602.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 603.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 604.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 605.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 606.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 607.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 608.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 609.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 610.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 611.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 612.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 613.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 614.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 615.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 616.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 617.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 618.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 619.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 620.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 621.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 622.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 623.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 624.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 625.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 626.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 627.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 628.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 629.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 630.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 631.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 632.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 633.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 634.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 635.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 636.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 637.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 638.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 639.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 640.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 641.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 642.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 643.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 644.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 645.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 646.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 647.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 648.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 649.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 650.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 651.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 652.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 653.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 654.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 655.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 656.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 657.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 658.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 659.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 660.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 661.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 662.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 663.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 664.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 665.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 666.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 667.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 668.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 669.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 670.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 671.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 672.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 673.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 674.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 675.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 676.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 677.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 678.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 679.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 680.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 681.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 682.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 683.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 684.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 685.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 686.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 687.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 688.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 689.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 690.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 691.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 692.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 693.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 694.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 695.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 696.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 697.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 698.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 699.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 700.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 701.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 702.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 703.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 704.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 705.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 706.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 707.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 708.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 709.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1143.0M).
<CMD> fit
invalid command name "report_drc"
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1143.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 49
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 49
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 49
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 49
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 49
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 49
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 49
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 49
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 49
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 49
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 49
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 49
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 49
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 49
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 49
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 49
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 49
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 49
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 49
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 49
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 49
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 49
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 49
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 49
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 49
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 49
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 49
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 49
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 49
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 49
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 49
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 49
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 49
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 49
  VERIFY DRC ...... Sub-Area : 34 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 49
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 49
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 49
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 49
  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 49
  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 49
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 49
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 49
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 49
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 49
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 49
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 49
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 49
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 49
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 49
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.

  Verification Complete : 1 Viols.

 *** End Verify DRC (CPU: 0:00:05.0  ELAPSED TIME: 5.00  MEM: 94.8M) ***

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1248.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.7  MEM: 10.7M)

<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1279.53 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.6  real=0:00:08.0  mem= 1279.5M) ***
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:07:22 mem=1279.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.57 sec
Total Real time: 12.0 sec
Total Memory Usage: 1182.429688 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M2 bottom M2 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1219.50, 6.00) (1234.00, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (1219.50, 6.00) (1234.00, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (6.00, 6.00) (1214.00, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (6.00, 6.00) (1215.50, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (6.00, 6.00) (1215.50, 9.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1219.50, 1210.40) (1234.00, 1213.40)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (6.00, 1210.40) (1214.00, 1213.40)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (6.00, 1210.40) (1215.50, 1213.40)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1.00, 1.00) (1219.00, 4.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1.00, 1.00) (1239.00, 4.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (1.00, 1.00) (1239.00, 4.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1.00, 1215.40) (1219.00, 1218.40)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M1 at (1.00, 1215.40) (1239.00, 1218.40)
The power planner created 6 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1182.4M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 121.46) (12.25, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 594.94) (12.25, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 764.04) (12.25, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 899.32) (12.25, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 933.14) (12.25, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1068.42) (12.25, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 1102.24) (12.25, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 121.46) (1212.75, 125.96) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 594.94) (1212.75, 599.44) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 764.04) (1212.75, 768.54) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 899.32) (1212.75, 903.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 933.14) (1212.75, 937.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1068.42) (1212.75, 1072.92) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1212.75, 1102.24) (1212.75, 1106.74) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (1219.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 54.82) (1219.00, 54.82) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 88.64) (1219.00, 88.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.25, 122.46) (603.98, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (830.78, 122.46) (1213.75, 122.46) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 124.96) (13.25, 124.96) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1182.4M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1182.4M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Tue Mar 18 00:00:17 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2068.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 physical pins
  358 physical pins: 0 unplaced, 0 placed, 358 fixed
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 506 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2075.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 164 via definition ...
 Updating DB with 358 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = -0.74 megs
sroute: Total Peak Memory used = 1181.69 megs
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    198 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1181.7M).
<CMD> fit
<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 551.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 552.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 553.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 554.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 555.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 556.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 557.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 558.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 559.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 560.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 561.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 562.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 563.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 564.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 565.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 566.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 567.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 568.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 569.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 570.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 571.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 572.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 573.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 574.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 575.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 576.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 577.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 578.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 579.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 580.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 581.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 582.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 583.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 584.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 585.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 586.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 587.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 588.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 589.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 590.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 591.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 592.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 593.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 594.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 595.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 596.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 597.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 598.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 599.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 600.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 601.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 602.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 603.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 604.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 605.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 606.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 607.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 608.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 609.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 610.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 611.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 612.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 613.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 614.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 615.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 616.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 617.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 618.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 619.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 620.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 621.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 622.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 623.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 624.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 625.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 626.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 627.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 628.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 629.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 630.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 631.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 632.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 633.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 634.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 635.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 636.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 637.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 638.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 639.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 640.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 641.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 642.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 643.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 644.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 645.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 646.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 647.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 648.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 649.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 650.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 651.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 652.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 653.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 654.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 655.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 656.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 657.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 658.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 659.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 660.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 661.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 662.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 663.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 664.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 665.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 666.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 667.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 668.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 669.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 670.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 671.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 672.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 673.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 674.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 675.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 676.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 677.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 678.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 679.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 680.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 681.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 682.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 683.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 684.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 685.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 686.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 687.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 688.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 689.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 690.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 691.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 692.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 693.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 694.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 695.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 696.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 697.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 698.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 699.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 700.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 701.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 702.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 703.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 704.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 705.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 706.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 707.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 708.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 709.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 198
	Illegally Assigned Pins            : 160
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1181.7M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1182.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1182.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1182.7M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1182.7M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1182.7M).
<CMD> fit
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1182.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6573 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1303.01 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 1303.0M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:11.2) (Real : 0:00:11.0) (mem : 1303.0M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 73 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      8 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      7 instances of type 'CKND2' removed
*       :     31 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      5 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.9) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=36498 (0 fixed + 36498 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=42200 #term=152791 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=277, #floatPin=0
stdCell: 36498 single + 0 double + 0 multi
Total standard cell length = 84.0500 (mm), area = 0.1513 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.119.
Density for the design = 0.119.
       = stdcell_area 420250 sites (151290 um^2) / alloc_area 3530903 sites (1271125 um^2).
Pin Density = 0.03824.
            = total # of pins 152791 / total area 3996000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1341.17 CPU=0:00:06.3 REAL=0:00:06.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.744e+05 (1.21e+05 2.54e+05)
              Est.  stn bbox = 4.017e+05 (1.28e+05 2.74e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1405.2M
Iteration  2: Total net bbox = 3.744e+05 (1.21e+05 2.54e+05)
              Est.  stn bbox = 4.017e+05 (1.28e+05 2.74e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1405.2M
Iteration  3: Total net bbox = 4.206e+05 (1.31e+05 2.90e+05)
              Est.  stn bbox = 5.063e+05 (1.49e+05 3.57e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1405.2M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1536.87 CPU=0:00:06.2 REAL=0:00:07.0)
Iteration  4: Total net bbox = 3.781e+05 (1.15e+05 2.63e+05)
              Est.  stn bbox = 4.405e+05 (1.26e+05 3.14e+05)
              cpu = 0:00:34.6 real = 0:00:35.0 mem = 1732.5M
Iteration  5: Total net bbox = 3.781e+05 (1.15e+05 2.63e+05)
              Est.  stn bbox = 4.405e+05 (1.26e+05 3.14e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1732.5M
Iteration  6: Total net bbox = 7.695e+05 (4.12e+05 3.57e+05)
              Est.  stn bbox = 9.300e+05 (4.91e+05 4.39e+05)
              cpu = 0:00:46.0 real = 0:00:46.0 mem = 1734.2M
Iteration  7: Total net bbox = 9.806e+05 (5.48e+05 4.32e+05)
              Est.  stn bbox = 1.142e+06 (6.28e+05 5.14e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1734.2M
Iteration  8: Total net bbox = 9.806e+05 (5.48e+05 4.32e+05)
              Est.  stn bbox = 1.142e+06 (6.28e+05 5.14e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1734.2M
Iteration  9: Total net bbox = 1.233e+06 (6.82e+05 5.51e+05)
              Est.  stn bbox = 1.404e+06 (7.69e+05 6.35e+05)
              cpu = 0:01:19 real = 0:01:18 mem = 1734.2M
Iteration 10: Total net bbox = 1.233e+06 (6.82e+05 5.51e+05)
              Est.  stn bbox = 1.404e+06 (7.69e+05 6.35e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1734.2M
Iteration 11: Total net bbox = 1.223e+06 (6.76e+05 5.47e+05)
              Est.  stn bbox = 1.394e+06 (7.61e+05 6.33e+05)
              cpu = 0:00:56.5 real = 0:00:57.0 mem = 1734.2M
Iteration 12: Total net bbox = 1.223e+06 (6.76e+05 5.47e+05)
              Est.  stn bbox = 1.394e+06 (7.61e+05 6.33e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1734.2M
Iteration 13: Total net bbox = 1.257e+06 (6.93e+05 5.64e+05)
              Est.  stn bbox = 1.440e+06 (7.84e+05 6.56e+05)
              cpu = 0:01:20 real = 0:01:20 mem = 1792.1M
Iteration 14: Total net bbox = 1.257e+06 (6.93e+05 5.64e+05)
              Est.  stn bbox = 1.440e+06 (7.84e+05 6.56e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1792.1M
Iteration 15: Total net bbox = 1.277e+06 (7.00e+05 5.77e+05)
              Est.  stn bbox = 1.463e+06 (7.92e+05 6.71e+05)
              cpu = 0:01:01 real = 0:01:01 mem = 1792.1M
Iteration 16: Total net bbox = 1.277e+06 (7.00e+05 5.77e+05)
              Est.  stn bbox = 1.463e+06 (7.92e+05 6.71e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1792.1M
Iteration 17: Total net bbox = 1.262e+06 (6.86e+05 5.76e+05)
              Est.  stn bbox = 1.446e+06 (7.76e+05 6.70e+05)
              cpu = 0:01:07 real = 0:01:07 mem = 1808.1M
Iteration 18: Total net bbox = 1.262e+06 (6.86e+05 5.76e+05)
              Est.  stn bbox = 1.446e+06 (7.76e+05 6.70e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.1M
Iteration 19: Total net bbox = 1.262e+06 (6.86e+05 5.76e+05)
              Est.  stn bbox = 1.446e+06 (7.76e+05 6.70e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.1M
Finished Global Placement (cpu=0:07:10, real=0:07:10, mem=1808.1M)
Info: 129 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:27:18 mem=1382.8M) ***
Total net bbox length = 1.262e+06 (6.857e+05 5.764e+05) (ext = 1.314e+05)
Move report: Detail placement moves 36498 insts, mean move: 1.12 um, max move: 34.54 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1042): (618.38, 565.16) --> (584.60, 564.40)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1382.8MB
Summary Report:
Instances move: 36498 (out of 36498 movable)
Mean displacement: 1.12 um
Max displacement: 34.54 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1042) (618.38, 565.159) -> (584.6, 564.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.224e+06 (6.450e+05 5.790e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1382.8MB
*** Finished refinePlace (0:27:26 mem=1382.8M) ***
*** Finished Initial Placement (cpu=0:07:28, real=0:07:29, mem=1382.8M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=42200  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 42200 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 42200 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 1.327403e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151725
[NR-eagl] Layer2(M2)(V) length: 3.526293e+05um, number of vias: 216284
[NR-eagl] Layer3(M3)(H) length: 4.539887e+05um, number of vias: 15721
[NR-eagl] Layer4(M4)(V) length: 2.062736e+05um, number of vias: 6287
[NR-eagl] Layer5(M5)(H) length: 2.285903e+05um, number of vias: 1871
[NR-eagl] Layer6(M6)(V) length: 8.493101e+04um, number of vias: 193
[NR-eagl] Layer7(M7)(H) length: 2.094208e+04um, number of vias: 206
[NR-eagl] Layer8(M8)(V) length: 5.469020e+03um, number of vias: 0
[NR-eagl] Total length: 1.352824e+06um, number of vias: 392287
[NR-eagl] End Peak syMemory usage = 1409.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.55 seconds
**placeDesign ... cpu = 0: 7:43, real = 0: 7:44, mem = 1402.9M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1412.9M, totSessionCpu=0:27:32 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1412.9M)
Extraction called for design 'fullchip' of instances=36501 and nets=42648 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1412.941M)
** Profile ** Start :  cpu=0:00:00.0, mem=1412.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1412.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1520.04 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1520.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:27:43 mem=1520.0M)
** Profile ** Overall slacks :  cpu=0:00:10.1, mem=1520.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1520.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -70.578 |
|           TNS (ns):|-22616.8 |
|    Violating Paths:|  6493   |
|          All Paths:|  7702   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1234 (1234)    |   -0.435   |   1337 (1337)    |
|   max_tran     |   1310 (19104)   |   -7.463   |   1310 (19104)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 11.807%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1520.0M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1464.8M, totSessionCpu=0:27:44 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1464.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1464.8M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36501

Instance distribution across the VT partitions:

 LVT : inst = 26 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26 (0.1%)

 HVT : inst = 36471 (99.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 36471 (99.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  42281
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1164.54MB/1164.54MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1164.66MB/1164.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1164.70MB/1164.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 01:04:38 (2025-Mar-18 08:04:38 GMT)
2025-Mar-18 01:04:38 (2025-Mar-18 08:04:38 GMT): 10%
2025-Mar-18 01:04:38 (2025-Mar-18 08:04:38 GMT): 20%
2025-Mar-18 01:04:38 (2025-Mar-18 08:04:38 GMT): 30%
2025-Mar-18 01:04:38 (2025-Mar-18 08:04:38 GMT): 40%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 50%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 60%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 70%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 80%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 90%

Finished Levelizing
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT)

Starting Activity Propagation
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 10%
2025-Mar-18 01:04:39 (2025-Mar-18 08:04:39 GMT): 20%

Finished Activity Propagation
2025-Mar-18 01:04:40 (2025-Mar-18 08:04:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1167.46MB/1167.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 01:04:40 (2025-Mar-18 08:04:40 GMT)
 ... Calculating leakage power
2025-Mar-18 01:04:40 (2025-Mar-18 08:04:40 GMT): 10%
2025-Mar-18 01:04:41 (2025-Mar-18 08:04:41 GMT): 20%
2025-Mar-18 01:04:41 (2025-Mar-18 08:04:41 GMT): 30%
2025-Mar-18 01:04:41 (2025-Mar-18 08:04:41 GMT): 40%

Finished Calculating power
2025-Mar-18 01:04:41 (2025-Mar-18 08:04:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.62MB/1167.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.62MB/1167.62MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1167.66MB/1167.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 01:04:41 (2025-Mar-18 08:04:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15160475
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858       24.79
Macro                                  0           0
IO                               7.6e-07   6.592e-05
Combinational                     0.8644       74.98
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.152         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.152         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1162
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1162
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.23191e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.1516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1168.18MB/1168.18MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -70.678 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.150 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36343 (99.6%), lkg = 1.148 mW (99.8%)
   -ve slk =  36243 (99.3%), lkg = 1.146 mW (99.7%)

OptMgr: Begin forced downsizing
OptMgr: 89 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -71.118 ns
OptMgr: 25 (28%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -71.118 ns

Design leakage power (state independent) = 1.149 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
   -ve slk =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36347 (99.6%), lkg = 1.147 mW (99.8%)
   -ve slk =  36247 (99.3%), lkg = 1.146 mW (99.7%)


Summary: cell sizing

 64 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         64         64

    1 instances changed cell type from      AOI21D1   to    AOI21D0
    3 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    8 instances changed cell type from        INVD1   to      CKND0
   47 instances changed cell type from       NR2XD0   to      NR2D0
    5 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 64



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1192.95MB/1192.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1192.95MB/1192.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1192.95MB/1192.95MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 01:04:46 (2025-Mar-18 08:04:46 GMT)
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 10%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 20%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 30%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 40%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 50%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 60%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 70%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 80%
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 90%

Finished Levelizing
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT)

Starting Activity Propagation
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT)
2025-Mar-18 01:04:47 (2025-Mar-18 08:04:47 GMT): 10%
2025-Mar-18 01:04:48 (2025-Mar-18 08:04:48 GMT): 20%

Finished Activity Propagation
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1194.79MB/1194.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT)
 ... Calculating leakage power
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT): 10%
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT): 20%
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT): 30%
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT): 40%

Finished Calculating power
2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.79MB/1194.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1194.79MB/1194.79MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1194.79MB/1194.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 01:04:49 (2025-Mar-18 08:04:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15129221
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858        24.8
Macro                                  0           0
IO                               7.6e-07   6.594e-05
Combinational                     0.8641       74.97
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.151         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.151         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1163
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1163
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.23154e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.15129 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.15129 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1194.79MB/1194.79MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1625.6M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1625.6M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1625.6M)

Removed instances... 
	-Remove inst core_instance/sfp_instance/U8923 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8921 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8920 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8919 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8918 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8917 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8916 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8915 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8914 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8913 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8912 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8911 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8910 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8909 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8908 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8907 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8906 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8905 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8904 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8903 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8902 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8901 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8900 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8899 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8898 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8897 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8896 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8895 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8894 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8893 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8892 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8891 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8890 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8889 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8888 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8887 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8886 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8885 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8884 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8883 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8882 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8881 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8880 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8879 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8878 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8877 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8876 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8875 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8874 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8873 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8872 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8871 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8870 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8869 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8868 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8867 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8866 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8865 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8864 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8863 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8862 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8861 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8860 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8859 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8858 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8857 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8856 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8855 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8854 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8853 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8852 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8851 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8850 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8849 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8848 (AOI221D0) 
	-Remove inst core_instance/sfp_instance/U8847 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U8846 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8845 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8844 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8843 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8842 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8841 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8840 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8839 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8838 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8837 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8836 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8835 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8834 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8833 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8832 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8831 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8830 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8829 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8828 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8827 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8826 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8825 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8824 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8823 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8822 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8821 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8820 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8819 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8818 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8817 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8816 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8815 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8814 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8813 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8812 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8811 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8810 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8809 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8808 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8807 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8806 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8805 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8804 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8803 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8802 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8801 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8800 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8799 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8798 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8797 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8796 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8795 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8794 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8793 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8792 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8791 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8790 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8789 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8788 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8787 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8786 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8785 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8784 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8783 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8782 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8781 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8780 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8779 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8778 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8777 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8776 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8775 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8774 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8773 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8772 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8771 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8770 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8769 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8768 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8767 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8766 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8765 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8764 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8763 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8762 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8761 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8760 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8759 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8758 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8757 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8756 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8755 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8754 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8753 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8752 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8751 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8750 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8749 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8748 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8747 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8746 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8745 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8744 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8743 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8742 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8741 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8740 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8739 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8738 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8737 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8736 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8735 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8734 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8733 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8732 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8731 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8730 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8729 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8728 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8727 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8726 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8725 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8724 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8723 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8722 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8721 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8720 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8719 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8718 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8717 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8716 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8715 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8714 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8713 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8712 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8711 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8710 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8709 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8708 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8707 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8706 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8705 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8704 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8703 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8702 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8701 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8700 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8699 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8698 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8697 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8696 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8695 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8694 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8693 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8692 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8691 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8690 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8689 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8688 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8687 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8686 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8685 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8684 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8683 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8682 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8681 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8680 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8679 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8678 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8677 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8676 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8675 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8674 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8673 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8672 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8671 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8670 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8669 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8668 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8667 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8666 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8665 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8664 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8663 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8662 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8661 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8660 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8659 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8658 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8657 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8656 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8655 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8654 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8653 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8652 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8651 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8650 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8649 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8648 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8647 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8646 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8645 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8644 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8643 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8642 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8641 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8640 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8639 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8638 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8637 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8636 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8635 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8634 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8633 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8632 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8631 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8630 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8629 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8628 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8627 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8626 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8625 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8624 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8623 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8622 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8621 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8620 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8619 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8618 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8617 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8616 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8615 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8614 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8613 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8612 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8611 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8610 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8609 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8608 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8607 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8606 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8605 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8604 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8603 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8602 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8601 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8600 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8599 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8598 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8597 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8596 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8595 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8594 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8593 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8592 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8591 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8590 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8589 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8588 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8587 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8586 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8585 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8584 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8583 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8582 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8581 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8580 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8579 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8578 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8577 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8576 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8575 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8574 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8573 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8572 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8571 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8570 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8569 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8568 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8567 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8566 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8565 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8564 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8563 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8562 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8561 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8560 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8559 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8558 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8557 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8556 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8555 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8554 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8553 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8552 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8551 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8550 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8549 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8548 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8547 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8546 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8545 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8544 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8543 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8542 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8541 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8540 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8539 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8538 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8537 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8536 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8535 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8534 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8533 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8532 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8531 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8530 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8529 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8528 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8527 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8526 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8525 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8524 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8523 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8522 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8521 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8520 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8519 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8518 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8517 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8516 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8515 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8514 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8513 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8512 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8511 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8510 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8509 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8508 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8507 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8506 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8505 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8504 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8503 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8502 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8501 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8500 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8499 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8498 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8497 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8496 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8495 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8494 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8493 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8492 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8491 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8490 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8489 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8488 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8487 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8486 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8485 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8484 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8483 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8482 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8481 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8480 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8479 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8478 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8477 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8476 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8475 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8474 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8473 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8472 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8471 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8470 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8469 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8468 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8467 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8466 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8465 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8464 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8463 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8462 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8461 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8460 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8459 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8458 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8457 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8456 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8455 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8454 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8453 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8452 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8451 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8450 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8449 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8448 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8447 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8446 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8445 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8444 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8443 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8442 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8441 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8440 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8439 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8438 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8437 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8436 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8435 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8434 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8433 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8432 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8431 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8430 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8429 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8428 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8427 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8426 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8425 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8424 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8423 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8422 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8421 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8420 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8419 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8418 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8417 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8416 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8415 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8413 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8412 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8411 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8410 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8409 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8408 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8407 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8406 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8405 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8404 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8403 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8402 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8401 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8400 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8399 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8398 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8397 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8396 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8395 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8394 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8393 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8392 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8391 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8390 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8389 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8388 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8387 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8386 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8385 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8384 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8383 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8382 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8381 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8380 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8379 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8378 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8377 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8376 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8375 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8374 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8373 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8372 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8371 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8370 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8369 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8368 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8367 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8366 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8365 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8364 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8363 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8362 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8361 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8360 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8359 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8358 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8357 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8356 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8355 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8354 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8353 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8352 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8351 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8350 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8349 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8348 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8347 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8346 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8345 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8344 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8343 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8342 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8341 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8340 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8339 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8338 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8337 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8336 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8335 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8334 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8333 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8332 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8331 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8330 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8329 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8328 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8327 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8326 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8325 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8324 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8323 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8322 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8321 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8320 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8319 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8318 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8317 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8316 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8315 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8314 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8313 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8312 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8311 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8310 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8309 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8308 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8307 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8306 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8305 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8304 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8303 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8302 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8301 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8300 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8299 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8298 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8297 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8296 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8295 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8294 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8293 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8292 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8291 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8290 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8289 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8288 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8287 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8286 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8285 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8284 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8283 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8282 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8281 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8280 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8279 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8278 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8277 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8276 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8275 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8274 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8273 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8272 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8271 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8270 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8269 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8268 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8267 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8266 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8265 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8264 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8263 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8262 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8261 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8260 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8259 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8258 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8257 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8256 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8255 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8254 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8253 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8252 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8251 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8250 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8249 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8248 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8247 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8246 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8245 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8244 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8243 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8242 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8241 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8240 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8239 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8238 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8237 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8236 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8235 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8234 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8233 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8231 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8230 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8229 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8228 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8227 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8226 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8225 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8224 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8223 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8222 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8220 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8219 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8218 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8217 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8216 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8215 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8214 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8213 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8212 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8211 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8210 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8209 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8208 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8207 (IAO21D0) 
	-Remove inst core_instance/sfp_instance/U8206 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8205 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8204 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8203 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8202 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8201 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8200 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8199 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8198 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8197 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8196 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8195 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8194 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8193 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8192 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8191 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8190 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8189 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8188 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8187 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8186 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8185 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8184 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8183 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8182 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8181 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8180 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8179 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8178 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8177 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8176 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8175 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8174 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8173 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8172 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8171 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8170 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8169 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8168 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8167 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8166 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8165 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8164 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8162 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8161 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8160 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8159 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8158 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8157 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8156 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8155 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8154 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8153 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8152 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8151 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8150 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8149 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8148 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8147 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8145 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8144 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8143 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8142 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8141 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8140 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8139 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8138 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8137 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8136 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8135 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8134 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8133 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8132 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8131 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8130 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8129 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8128 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8127 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8126 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8125 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8124 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8123 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8122 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8121 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8120 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8119 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8118 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8117 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8116 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8115 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8114 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8113 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8112 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8111 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8110 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8109 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8108 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8107 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8106 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8105 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8104 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8103 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8102 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8101 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8100 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8099 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8098 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8097 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8096 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8095 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8094 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8093 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8092 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8091 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8090 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8089 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8088 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8087 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8086 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8085 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8084 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8082 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8081 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8080 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8079 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8078 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8077 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8076 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8075 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8074 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8073 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8072 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8071 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8070 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8069 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8068 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8067 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8066 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8065 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8064 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8063 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8062 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8061 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8060 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8059 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8058 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8057 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8056 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8055 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8054 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8053 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8052 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8051 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8050 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8049 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8048 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8047 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8046 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8045 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8044 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8043 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8042 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8041 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8040 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8039 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8038 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8037 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8036 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8035 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8034 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8033 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8032 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8031 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8030 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8029 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8028 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8027 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8026 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8025 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8024 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8023 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8022 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8021 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8020 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8019 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8018 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8017 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8016 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8015 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8014 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8013 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8012 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8011 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8010 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8009 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8008 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8007 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8006 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8005 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8004 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8003 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8002 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8001 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8000 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7999 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7998 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7997 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7996 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7995 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7994 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7993 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7992 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U7991 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7990 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7989 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7988 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7987 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U7986 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7985 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7984 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7983 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U7982 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7981 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7980 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7979 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7978 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7977 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7976 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7975 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7974 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7973 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7972 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7971 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7970 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7969 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7968 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7967 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7966 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7965 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7964 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7963 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7962 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7961 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U7960 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U7959 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7958 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7957 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7956 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7955 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7954 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7953 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7952 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7951 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7950 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7949 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7948 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7947 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7946 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7945 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7944 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7943 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7942 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7941 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7940 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7939 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7938 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7937 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7936 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7935 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7934 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7933 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7932 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7931 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7930 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7929 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7928 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7927 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7926 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7925 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7924 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7923 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7921 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7920 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7919 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7918 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7917 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7916 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7915 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7914 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U439 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U436 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U417 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U416 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U413 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U412 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U395 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U394 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U359 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U358 (INVD0) 
	-Remove inst core_instance/sfp_instance/U321 (INVD0) 
	-Remove inst core_instance/sfp_instance/U320 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U319 (INVD0) 
	-Remove inst core_instance/sfp_instance/U280 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U259 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U258 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U257 (INVD0) 
	-Remove inst core_instance/sfp_instance/U256 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U237 (INVD0) 
	-Remove inst core_instance/sfp_instance/U236 (INVD0) 
	-Remove inst core_instance/sfp_instance/U221 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U196 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U195 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U194 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U177 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U146 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U145 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U128 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U127 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U112 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U111 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U110 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U97 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U96 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U79 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U78 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U62 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U61 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U50 (INVD0) 
	-Remove inst core_instance/sfp_instance/U49 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U40 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U39 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U34 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U4 (AOI32D0) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1088 instances
	CPU for removing db instances : 0:00:00.1 (mem :1625.6M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1625.6M)
CPU of: netlist preparation :0:00:00.3 (mem :1625.6M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1625.6M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 14 out of 35410 instances
     #inst not ok to resize: 130
     #inst with no smaller cells: 35225
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -73.131  TNS Slack -24158.481 Density 11.60
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.60%|        -| -73.131|-24158.481|   0:00:00.0| 1724.9M|
|    11.60%|        0| -73.131|-24158.480|   0:00:02.0| 1724.9M|
|    11.60%|        0| -73.131|-24158.480|   0:00:01.0| 1724.9M|
|    11.60%|        0| -73.131|-24158.480|   0:00:01.0| 1724.9M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -73.131  TNS Slack -24158.481 Density 11.60
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1568.13M, totSessionCpu=0:28:10).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt high fanout net optimization
Info: 130 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.60%|        -| -73.131|-24158.481|   0:00:00.0| 1701.7M|
|    11.60%|        -| -73.131|-24158.481|   0:00:00.0| 1701.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1701.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2071   | 21975   |  1979   |   1979  |     0   |     0   |     0   |     0   | -73.13 |          0|          0|          0|  11.60  |            |           |
|    54   |   869   |    24   |     24  |     0   |     0   |     0   |     0   | -51.96 |        618|          0|       1824|  11.76  |   0:00:26.0|    1744.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -51.76 |         12|          0|         48|  11.76  |   0:00:02.0|    1744.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:28.8 real=0:00:29.0 mem=1744.9M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1594.1M, totSessionCpu=0:28:49 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1511 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -51.758  TNS Slack -13982.908 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -51.758|-13982.908|    11.76%|   0:00:00.0| 1731.7M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -49.169|-12444.241|    11.94%|   0:00:43.0| 1884.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -46.498|-11681.070|    12.03%|   0:00:22.0| 1879.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -46.498|-11681.070|    12.03%|   0:00:05.0| 1879.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.354| -9514.568|    12.43%|   0:01:39.0| 1879.4M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -37.373| -9478.020|    12.54%|   0:00:37.0| 1917.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -36.542| -9297.529|    12.59%|   0:00:16.0| 1917.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.542| -9297.529|    12.59%|   0:00:04.0| 1917.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.755| -8878.390|    12.77%|   0:00:44.0| 1917.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.169| -8908.360|    12.80%|   0:00:30.0| 1850.1M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.771| -8855.709|    12.83%|   0:00:12.0| 1869.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.771| -8855.709|    12.83%|   0:00:04.0| 1869.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.752| -8685.473|    12.92%|   0:00:22.0| 1869.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.689| -8712.002|    12.94%|   0:00:22.0| 1926.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.399| -8655.019|    12.96%|   0:00:10.0| 1926.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.399| -8655.019|    12.96%|   0:00:04.0| 1926.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.119| -8639.121|    13.00%|   0:00:15.0| 1926.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.119| -8636.592|    13.00%|   0:00:13.0| 1926.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:43 real=0:06:42 mem=1926.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:43 real=0:06:42 mem=1926.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 9 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -33.119  TNS Slack -8636.592 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -33.119
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -33.119  TNS Slack -8636.592 Density 13.00
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    13.00%|        -| -33.119|-8636.592|   0:00:00.0| 1811.4M|
|    13.00%|       27| -33.119|-8636.415|   0:00:06.0| 1812.4M|
|    13.00%|        5| -33.119|-8636.415|   0:00:00.0| 1812.4M|
|    13.00%|        1| -33.119|-8636.415|   0:00:01.0| 1812.4M|
|    13.00%|        6| -33.119|-8636.445|   0:00:00.0| 1812.4M|
|    12.99%|      110| -33.116|-8636.365|   0:00:04.0| 1812.4M|
|    12.79%|     3652| -32.972|-8643.523|   0:00:20.0| 1812.4M|
|    12.79%|      104| -32.970|-8643.148|   0:00:02.0| 1812.4M|
|    12.79%|        9| -32.970|-8643.148|   0:00:00.0| 1812.4M|
|    12.79%|        0| -32.970|-8643.148|   0:00:00.0| 1812.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -32.970  TNS Slack -8643.149 Density 12.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:35.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:36, real=0:00:35, mem=1663.64M, totSessionCpu=0:36:17).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1663.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43951  numIgnoredNets=5
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43946 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 43946 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.329437e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1752.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.81 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (298.00 1046.80 384.40 1133.20)
*** Starting refinePlace (0:36:21 mem=1752.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38054 insts, mean move: 6.23 um, max move: 315.00 um
	Max move on inst (core_instance/FE_OFC6937_reset): (434.20, 463.60) --> (598.00, 614.80)
	Runtime: CPU: 0:02:08 REAL: 0:02:07 MEM: 2061.8MB
Move report: Detail placement moves 9001 insts, mean move: 1.62 um, max move: 45.80 um
	Max move on inst (core_instance/FE_OFC870_array_out_106_): (639.20, 542.80) --> (685.00, 542.80)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 2061.8MB
Summary Report:
Instances move: 38052 (out of 38249 movable)
Mean displacement: 6.29 um
Max displacement: 325.00 um (Instance: core_instance/FE_OFC6937_reset) (434.2, 463.6) -> (606.2, 616.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Runtime: CPU: 0:02:14 REAL: 0:02:13 MEM: 2061.8MB
*** Finished refinePlace (0:38:34 mem=2061.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43951  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43951 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 43951 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 1.342111e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153618
[NR-eagl] Layer2(M2)(V) length: 3.564747e+05um, number of vias: 217980
[NR-eagl] Layer3(M3)(H) length: 4.586943e+05um, number of vias: 15954
[NR-eagl] Layer4(M4)(V) length: 2.059712e+05um, number of vias: 6577
[NR-eagl] Layer5(M5)(H) length: 2.314729e+05um, number of vias: 2022
[NR-eagl] Layer6(M6)(V) length: 8.841485e+04um, number of vias: 214
[NR-eagl] Layer7(M7)(H) length: 2.029448e+04um, number of vias: 220
[NR-eagl] Layer8(M8)(V) length: 5.316650e+03um, number of vias: 0
[NR-eagl] Total length: 1.366639e+06um, number of vias: 396585
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1663.4M)
Extraction called for design 'fullchip' of instances=38252 and nets=45535 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1663.430M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:09, real = 0:11:07, mem = 1656.4M, totSessionCpu=0:38:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1753.59 CPU=0:00:07.4 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1753.6M) ***
*** Timing NOT met, worst failing slack is -32.833
*** Check timing (0:00:10.5)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -32.833 TNS Slack -8717.582 Density 12.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -32.833|  -32.833|-8716.105|-8717.582|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.734|  -32.734|-8714.109|-8715.586|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.645|  -32.645|-8712.335|-8713.812|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.559|  -32.559|-8710.619|-8712.097|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.468|  -32.468|-8708.795|-8710.272|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.387|  -32.387|-8705.323|-8706.800|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.361|  -32.361|-8704.221|-8705.698|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -32.337|  -32.337|-8702.361|-8703.838|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.268|  -32.268|-8699.079|-8700.556|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -32.192|  -32.192|-8694.587|-8696.063|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -32.159|  -32.159|-8691.061|-8692.538|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.113|  -32.113|-8689.619|-8691.096|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -32.087|  -32.087|-8684.665|-8686.142|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.063|  -32.063|-8683.169|-8684.646|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -32.025|  -32.025|-8681.692|-8683.170|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.989|  -31.989|-8679.707|-8681.184|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -31.979|  -31.979|-8672.903|-8674.381|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.954|  -31.954|-8671.319|-8672.797|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.926|  -31.926|-8670.012|-8671.488|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.900|  -31.900|-8667.176|-8668.652|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.858|  -31.858|-8663.266|-8664.742|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.817|  -31.817|-8658.546|-8660.022|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.785|  -31.785|-8655.678|-8657.154|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.752|  -31.752|-8650.443|-8651.920|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.727|  -31.727|-8647.697|-8649.174|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.694|  -31.694|-8645.427|-8646.904|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -31.670|  -31.670|-8641.191|-8642.668|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.648|  -31.648|-8638.295|-8639.772|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.625|  -31.625|-8635.599|-8637.076|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.599|  -31.599|-8633.285|-8634.762|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.577|  -31.577|-8630.643|-8632.120|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.529|  -31.529|-8625.053|-8626.530|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.501|  -31.501|-8620.793|-8622.270|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -31.459|  -31.459|-8617.062|-8618.539|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.432|  -31.432|-8612.920|-8614.397|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.394|  -31.394|-8608.021|-8609.498|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.358|  -31.358|-8603.689|-8605.167|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.334|  -31.334|-8599.552|-8601.029|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.309|  -31.309|-8596.936|-8598.413|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.278|  -31.278|-8593.549|-8595.026|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.234|  -31.234|-8588.571|-8590.048|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.212|  -31.212|-8585.571|-8587.049|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.183|  -31.183|-8581.573|-8583.050|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.169|  -31.169|-8580.089|-8581.566|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.145|  -31.145|-8577.363|-8578.840|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.119|  -31.119|-8572.302|-8573.779|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.076|  -31.076|-8568.658|-8570.135|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.051|  -31.051|-8563.639|-8565.116|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.027|  -31.027|-8560.693|-8562.170|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.004|  -31.004|-8559.146|-8560.624|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.981|  -30.981|-8556.087|-8557.564|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.964|  -30.964|-8552.295|-8553.772|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.937|  -30.937|-8550.193|-8551.671|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.915|  -30.915|-8546.678|-8548.155|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.885|  -30.885|-8544.128|-8545.605|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.861|  -30.861|-8537.852|-8539.329|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.826|  -30.826|-8536.019|-8537.495|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.799|  -30.799|-8532.792|-8534.270|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.782|  -30.782|-8529.595|-8531.071|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.760|  -30.760|-8528.314|-8529.792|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.734|  -30.734|-8524.640|-8526.117|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.706|  -30.706|-8521.935|-8523.412|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.677|  -30.677|-8518.219|-8519.696|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.657|  -30.657|-8515.082|-8516.559|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.634|  -30.634|-8511.152|-8512.629|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.610|  -30.610|-8508.741|-8510.219|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.587|  -30.587|-8506.756|-8508.232|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.565|  -30.565|-8503.178|-8504.655|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.540|  -30.540|-8500.076|-8501.554|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.509|  -30.509|-8497.186|-8498.663|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.487|  -30.487|-8494.515|-8495.991|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.463|  -30.463|-8490.312|-8491.790|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.435|  -30.435|-8488.623|-8490.100|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.417|  -30.417|-8484.258|-8485.734|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.396|  -30.396|-8482.424|-8483.901|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.375|  -30.375|-8479.872|-8481.350|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.358|  -30.358|-8477.262|-8478.739|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.342|  -30.342|-8475.813|-8477.291|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.321|  -30.321|-8473.016|-8474.493|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.298|  -30.298|-8469.801|-8471.277|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.287|  -30.287|-8467.719|-8469.195|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.268|  -30.268|-8465.063|-8466.541|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.251|  -30.251|-8463.002|-8464.479|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.229|  -30.229|-8460.999|-8462.477|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.205|  -30.205|-8457.665|-8459.142|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.192|  -30.192|-8455.572|-8457.049|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.169|  -30.169|-8453.915|-8455.392|    12.79%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.158|  -30.158|-8450.645|-8452.122|    12.79%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.144|  -30.144|-8449.169|-8450.646|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.112|  -30.112|-8447.801|-8449.278|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.101|  -30.101|-8446.705|-8448.183|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.076|  -30.076|-8444.654|-8446.132|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.062|  -30.062|-8443.350|-8444.826|    12.80%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.040|  -30.040|-8441.312|-8442.788|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.031|  -30.031|-8438.182|-8439.659|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.020|  -30.020|-8436.801|-8438.278|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -30.002|  -30.002|-8436.127|-8437.604|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.980|  -29.980|-8434.025|-8435.503|    12.80%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.963|  -29.963|-8432.189|-8433.667|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.952|  -29.952|-8431.561|-8433.037|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.935|  -29.935|-8429.700|-8431.177|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.922|  -29.922|-8426.454|-8427.932|    12.80%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.906|  -29.906|-8425.050|-8426.527|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.886|  -29.886|-8422.661|-8424.138|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.870|  -29.870|-8421.048|-8422.524|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.869|  -29.869|-8420.390|-8421.867|    12.80%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.858|  -29.858|-8420.186|-8421.663|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.840|  -29.840|-8418.565|-8420.043|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.827|  -29.827|-8416.314|-8417.791|    12.80%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.812|  -29.812|-8415.050|-8416.526|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.804|  -29.804|-8413.332|-8414.809|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.787|  -29.787|-8412.281|-8413.759|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.771|  -29.771|-8408.721|-8410.198|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.771|  -29.771|-8407.070|-8408.548|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.765|  -29.765|-8406.973|-8408.450|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.762|  -29.762|-8406.599|-8408.075|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.747|  -29.747|-8406.160|-8407.638|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.738|  -29.738|-8404.618|-8406.095|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.722|  -29.722|-8403.946|-8405.424|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.706|  -29.706|-8402.581|-8404.058|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.690|  -29.690|-8400.548|-8402.025|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.679|  -29.679|-8398.725|-8400.201|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.671|  -29.671|-8397.107|-8398.585|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.658|  -29.658|-8395.949|-8397.427|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.656|  -29.656|-8394.875|-8396.353|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.649|  -29.649|-8394.727|-8396.204|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.627|  -29.627|-8394.416|-8395.893|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.614|  -29.614|-8391.989|-8393.466|    12.81%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.607|  -29.607|-8390.635|-8392.112|    12.81%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.586|  -29.586|-8390.047|-8391.524|    12.82%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.579|  -29.579|-8388.320|-8389.797|    12.82%|   0:00:00.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.579|  -29.579|-8387.800|-8389.277|    12.82%|   0:00:01.0| 1829.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.559|  -29.559|-8387.190|-8388.668|    12.82%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.542|  -29.542|-8385.928|-8387.404|    12.82%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.530|  -29.530|-8385.671|-8387.147|    12.82%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.525|  -29.525|-8387.046|-8388.523|    12.82%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.516|  -29.516|-8386.737|-8388.214|    12.82%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.505|  -29.505|-8384.968|-8386.444|    12.82%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.500|  -29.500|-8383.981|-8385.459|    12.82%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.488|  -29.488|-8383.256|-8384.732|    12.82%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.478|  -29.478|-8381.808|-8383.285|    12.83%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.474|  -29.474|-8380.180|-8381.657|    12.83%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.474|  -29.474|-8380.021|-8381.499|    12.83%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.459|  -29.459|-8379.710|-8381.187|    12.83%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.442|  -29.442|-8377.939|-8379.416|    12.83%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.430|  -29.430|-8376.340|-8377.817|    12.83%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.419|  -29.419|-8374.624|-8376.102|    12.83%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.405|  -29.405|-8373.307|-8374.784|    12.83%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.397|  -29.397|-8371.203|-8372.680|    12.83%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.378|  -29.378|-8369.791|-8371.268|    12.83%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.365|  -29.365|-8368.545|-8370.022|    12.83%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.347|  -29.347|-8366.884|-8368.360|    12.83%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.345|  -29.345|-8365.943|-8367.421|    12.83%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.345|  -29.345|-8365.331|-8366.809|    12.83%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.334|  -29.334|-8365.115|-8366.593|    12.83%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.315|  -29.315|-8364.506|-8365.982|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.303|  -29.303|-8363.128|-8364.605|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.286|  -29.286|-8361.573|-8363.051|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.275|  -29.275|-8360.328|-8361.806|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.261|  -29.261|-8359.082|-8360.559|    12.84%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.253|  -29.253|-8357.467|-8358.944|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.253|  -29.253|-8356.479|-8357.956|    12.84%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.236|  -29.236|-8355.638|-8357.114|    12.84%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.216|  -29.216|-8353.604|-8355.081|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.210|  -29.210|-8352.479|-8353.957|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.210|  -29.210|-8351.387|-8352.864|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.201|  -29.201|-8351.205|-8352.682|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.201|  -29.201|-8350.773|-8352.250|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.178|  -29.178|-8349.903|-8351.380|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.173|  -29.173|-8349.126|-8350.603|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.170|  -29.170|-8348.114|-8349.592|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.170|  -29.170|-8347.699|-8349.176|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.170|  -29.170|-8347.311|-8348.788|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.162|  -29.162|-8347.053|-8348.530|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.162|  -29.162|-8346.287|-8347.765|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.162|  -29.162|-8346.062|-8347.538|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.150|  -29.150|-8345.594|-8347.070|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.134|  -29.134|-8343.403|-8344.881|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.118|  -29.118|-8342.145|-8343.622|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.104|  -29.104|-8340.961|-8342.438|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.092|  -29.092|-8338.708|-8340.186|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.074|  -29.074|-8336.387|-8337.864|    12.85%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.054|  -29.054|-8333.878|-8335.355|    12.85%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.044|  -29.044|-8332.660|-8334.138|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.028|  -29.028|-8330.166|-8331.644|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.019|  -29.019|-8329.348|-8330.825|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.016|  -29.016|-8327.636|-8329.112|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.015|  -29.015|-8327.266|-8328.743|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.000|  -29.000|-8326.968|-8328.444|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.000|  -29.000|-8325.944|-8327.421|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.000|  -29.000|-8325.888|-8327.365|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.002|  -29.002|-8324.373|-8325.851|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.999|  -28.999|-8323.592|-8325.068|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.994|  -28.994|-8323.022|-8324.499|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.994|  -28.994|-8322.415|-8323.892|    12.86%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.994|  -28.994|-8322.249|-8323.726|    12.86%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.994|  -28.994|-8321.073|-8322.550|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.994|  -28.994|-8320.851|-8322.328|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.994|  -28.994|-8319.406|-8320.884|    12.87%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.994|  -28.994|-8318.454|-8319.931|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.994|  -28.994|-8318.118|-8319.595|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.994|  -28.994|-8317.312|-8318.790|    12.87%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.994|  -28.994|-8316.847|-8318.323|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.994|  -28.994|-8315.870|-8317.348|    12.87%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.994|  -28.994|-8315.116|-8316.593|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.994|  -28.994|-8314.439|-8315.917|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -28.994|  -28.994|-8313.901|-8315.379|    12.87%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.994|  -28.994|-8313.779|-8315.256|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.994|  -28.994|-8312.956|-8314.434|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.994|  -28.994|-8311.696|-8313.174|    12.87%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.994|  -28.994|-8311.084|-8312.562|    12.87%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.994|  -28.994|-8310.534|-8312.011|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.994|  -28.994|-8310.348|-8311.824|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.994|  -28.994|-8308.934|-8310.410|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.994|  -28.994|-8308.743|-8310.221|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.994|  -28.994|-8308.021|-8309.497|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8304.724|-8306.201|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -28.994|  -28.994|-8303.508|-8304.985|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -28.994|  -28.994|-8303.294|-8304.771|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -28.994|  -28.994|-8303.119|-8304.597|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.994|  -28.994|-8303.039|-8304.517|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.994|  -28.994|-8302.793|-8304.270|    12.88%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.994|  -28.994|-8302.711|-8304.188|    12.88%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.994|  -28.994|-8302.523|-8304.001|    12.88%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8302.516|-8303.993|    12.88%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8302.448|-8303.926|    12.88%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8302.391|-8303.868|    12.88%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8302.350|-8303.826|    12.88%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.994|  -28.994|-8302.277|-8303.755|    12.88%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.994|  -28.994|-8302.224|-8303.700|    12.88%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.994|  -28.994|-8302.097|-8303.573|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.994|  -28.994|-8301.582|-8303.060|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.994|  -28.994|-8301.422|-8302.899|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.994|  -28.994|-8301.412|-8302.889|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.994|  -28.994|-8301.204|-8302.681|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.994|  -28.994|-8301.193|-8302.670|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -28.994|  -28.994|-8300.908|-8302.385|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.994|  -28.994|-8300.905|-8302.382|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.994|  -28.994|-8300.138|-8301.614|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.994|  -28.994|-8300.133|-8301.610|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.994|  -28.994|-8299.789|-8301.266|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.994|  -28.994|-8299.784|-8301.261|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.994|  -28.994|-8299.564|-8301.042|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -28.994|  -28.994|-8299.560|-8301.036|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -28.994|  -28.994|-8299.440|-8300.918|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.994|  -28.994|-8299.260|-8300.736|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.994|  -28.994|-8299.231|-8300.708|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.994|  -28.994|-8298.563|-8300.041|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -28.994|  -28.994|-8298.326|-8299.803|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -28.994|  -28.994|-8297.945|-8299.423|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -28.994|  -28.994|-8297.682|-8299.158|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -28.994|  -28.994|-8297.438|-8298.916|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.994|  -28.994|-8297.379|-8298.856|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.994|  -28.994|-8297.175|-8298.652|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.994|  -28.994|-8296.849|-8298.326|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.994|  -28.994|-8296.687|-8298.163|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.994|  -28.994|-8296.269|-8297.746|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.994|  -28.994|-8296.101|-8297.578|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.994|  -28.994|-8295.373|-8296.851|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.994|  -28.994|-8295.362|-8296.840|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.994|  -28.994|-8295.128|-8296.605|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
| -28.994|  -28.994|-8294.867|-8296.344|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
| -28.994|  -28.994|-8294.650|-8296.128|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.994|  -28.994|-8294.505|-8295.981|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.994|  -28.994|-8294.417|-8295.895|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.994|  -28.994|-8294.275|-8295.752|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.994|  -28.994|-8294.153|-8295.630|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -28.994|  -28.994|-8293.841|-8295.318|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.994|  -28.994|-8293.832|-8295.309|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.994|  -28.994|-8293.647|-8295.125|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.994|  -28.994|-8293.426|-8294.902|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.994|  -28.994|-8293.412|-8294.890|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.994|  -28.994|-8293.302|-8294.779|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.994|  -28.994|-8293.178|-8294.655|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -28.994|  -28.994|-8293.142|-8294.618|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -28.994|  -28.994|-8292.992|-8294.470|    12.89%|   0:00:01.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -28.994|  -28.994|-8292.817|-8294.295|    12.89%|   0:00:00.0| 1850.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -28.994|  -28.994|-8292.666|-8294.143|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.994|  -28.994|-8292.591|-8294.068|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.994|  -28.994|-8292.480|-8293.957|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.994|  -28.994|-8292.476|-8293.953|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.994|  -28.994|-8292.441|-8293.919|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -28.994|  -28.994|-8292.347|-8293.823|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.994|  -28.994|-8292.301|-8293.778|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.994|  -28.994|-8292.207|-8293.685|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.994|  -28.994|-8292.140|-8293.617|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -28.994|  -28.994|-8292.098|-8293.574|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -28.994|  -28.994|-8292.015|-8293.491|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -28.994|  -28.994|-8291.850|-8293.327|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -28.994|  -28.994|-8291.812|-8293.288|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -28.994|  -28.994|-8291.807|-8293.284|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -28.994|  -28.994|-8291.727|-8293.203|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.994|  -28.994|-8291.726|-8293.202|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.994|  -28.994|-8291.722|-8293.198|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.994|  -28.994|-8291.667|-8293.145|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.994|  -28.994|-8291.602|-8293.079|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -28.994|  -28.994|-8291.569|-8293.046|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -28.994|  -28.994|-8291.568|-8293.046|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -28.994|  -28.994|-8291.528|-8293.006|    12.89%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -28.994|  -28.994|-8291.469|-8292.945|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.994|  -28.994|-8291.280|-8292.757|    12.89%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.994|  -28.994|-8291.168|-8292.645|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -28.994|  -28.994|-8291.052|-8292.528|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -28.994|  -28.994|-8290.971|-8292.447|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -28.994|  -28.994|-8290.966|-8292.442|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -28.994|  -28.994|-8290.808|-8292.285|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -28.994|  -28.994|-8290.725|-8292.202|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -28.994|  -28.994|-8290.574|-8292.052|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -28.994|  -28.994|-8290.552|-8292.029|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -28.994|  -28.994|-8289.641|-8291.117|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -28.994|  -28.994|-8289.636|-8291.112|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -28.994|  -28.994|-8289.624|-8291.102|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -28.994|  -28.994|-8289.611|-8291.089|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.994|  -28.994|-8289.605|-8291.083|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.994|  -28.994|-8289.515|-8290.991|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.994|  -28.994|-8289.452|-8290.930|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.994|  -28.994|-8289.430|-8290.907|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.994|  -28.994|-8289.362|-8290.839|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.994|  -28.994|-8289.320|-8290.798|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.994|  -28.994|-8289.284|-8290.762|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -28.994|  -28.994|-8289.261|-8290.738|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -28.994|  -28.994|-8289.258|-8290.734|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -28.994|  -28.994|-8289.234|-8290.712|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -28.994|  -28.994|-8289.199|-8290.677|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.994|  -28.994|-8289.161|-8290.639|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.994|  -28.994|-8289.103|-8290.579|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.994|  -28.994|-8289.074|-8290.552|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.994|  -28.994|-8289.058|-8290.535|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.994|  -28.994|-8289.055|-8290.532|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.994|  -28.994|-8288.353|-8289.830|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.994|  -28.994|-8288.331|-8289.809|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.994|  -28.994|-8288.053|-8289.530|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.994|  -28.994|-8287.921|-8289.397|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.994|  -28.994|-8287.784|-8289.262|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8272.739|-8274.217|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8272.273|-8273.751|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8259.438|-8260.916|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8259.393|-8260.870|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8259.314|-8260.791|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8259.222|-8260.698|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8255.010|-8256.487|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8247.255|-8248.731|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8237.975|-8239.452|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8237.733|-8239.210|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8216.781|-8218.259|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8216.769|-8218.246|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.996|  -28.996|-8208.015|-8209.491|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8207.163|-8208.641|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8206.886|-8208.362|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8206.776|-8208.254|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8206.683|-8208.159|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.996|  -28.996|-8188.721|-8190.198|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.996|  -28.996|-8171.393|-8172.870|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-8147.012|-8148.489|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.996|  -28.996|-8129.463|-8130.941|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.996|  -28.996|-8128.363|-8129.840|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.996|  -28.996|-8105.844|-8107.321|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8093.342|-8094.819|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8090.711|-8092.188|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8087.135|-8088.612|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8076.273|-8077.750|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8073.310|-8074.787|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8067.385|-8068.862|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-8059.720|-8061.197|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-8043.965|-8045.442|    12.90%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-8038.968|-8040.445|    12.90%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8037.267|-8038.744|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8035.996|-8037.473|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8029.412|-8030.889|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8027.543|-8029.021|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.996|  -28.996|-8008.021|-8009.499|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7989.079|-7990.556|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7976.941|-7978.418|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7967.979|-7969.456|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7953.452|-7954.929|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7947.520|-7948.997|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7938.273|-7939.750|    12.91%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7930.990|-7932.467|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7925.645|-7927.122|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7915.559|-7917.037|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7911.170|-7912.647|    12.91%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7911.153|-7912.630|    12.91%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7905.787|-7907.264|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7896.972|-7898.449|    12.92%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7893.398|-7894.875|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7893.178|-7894.655|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7892.941|-7894.418|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.996|  -28.996|-7886.021|-7887.499|    12.92%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.996|  -28.996|-7879.062|-7880.540|    12.92%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.996|  -28.996|-7874.835|-7876.312|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7864.727|-7866.204|    12.92%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.996|  -28.996|-7859.999|-7861.476|    12.92%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.996|  -28.996|-7855.797|-7857.275|    12.92%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -28.996|  -28.996|-7848.586|-7850.063|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7841.557|-7843.035|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7830.321|-7831.799|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7823.700|-7825.177|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7816.629|-7818.106|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7809.300|-7810.777|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7807.789|-7809.267|    12.93%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7801.077|-7802.555|    12.93%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7794.215|-7795.692|    12.94%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7786.061|-7787.539|    12.94%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7783.591|-7785.068|    12.94%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7777.757|-7779.234|    12.94%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7777.424|-7778.901|    12.94%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7773.036|-7774.513|    12.94%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7765.956|-7767.433|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7757.882|-7759.359|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7748.395|-7749.872|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7747.404|-7748.882|    12.95%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7742.932|-7744.409|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.996|  -28.996|-7739.840|-7741.317|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7737.954|-7739.432|    12.95%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7731.593|-7733.070|    12.95%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7729.523|-7731.000|    12.95%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7723.571|-7725.049|    12.96%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7723.362|-7724.839|    12.96%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7720.938|-7722.416|    12.96%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7718.666|-7720.143|    12.96%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.996|  -28.996|-7710.227|-7711.705|    12.96%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7704.193|-7705.671|    12.96%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7699.136|-7700.614|    12.97%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7694.546|-7696.024|    12.97%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7691.364|-7692.841|    12.97%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7684.702|-7686.179|    12.97%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7677.598|-7679.075|    12.98%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7673.871|-7675.349|    12.98%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7672.111|-7673.588|    12.98%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7668.441|-7669.918|    12.98%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7665.803|-7667.280|    12.98%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7664.819|-7666.297|    12.98%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7660.871|-7662.349|    12.98%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7656.929|-7658.407|    12.99%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7648.805|-7650.282|    12.99%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.996|  -28.996|-7645.278|-7646.756|    12.99%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7641.330|-7642.807|    12.99%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7638.845|-7640.323|    12.99%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7637.089|-7638.567|    12.99%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7634.915|-7636.393|    13.00%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7632.577|-7634.055|    13.00%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.996|  -28.996|-7631.772|-7633.250|    13.00%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.996|  -28.996|-7629.008|-7630.485|    13.00%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.996|  -28.996|-7625.704|-7627.181|    13.00%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7623.340|-7624.818|    13.00%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7621.695|-7623.173|    13.00%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7616.886|-7618.364|    13.01%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7614.930|-7616.408|    13.01%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7609.018|-7610.495|    13.01%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.996|  -28.996|-7606.095|-7607.573|    13.01%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7600.604|-7602.082|    13.02%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7595.323|-7596.800|    13.02%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.996|  -28.996|-7594.426|-7595.904|    13.02%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7592.598|-7594.075|    13.02%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7591.988|-7593.466|    13.02%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7588.713|-7590.191|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7587.547|-7589.024|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7586.722|-7588.199|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7586.536|-7588.014|    13.03%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7585.768|-7587.246|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7585.416|-7586.894|    13.03%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7580.560|-7582.038|    13.03%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7579.757|-7581.234|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7579.725|-7581.203|    13.03%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.996|  -28.996|-7576.646|-7578.125|    13.03%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7572.330|-7573.808|    13.04%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7569.818|-7571.296|    13.04%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7568.966|-7570.444|    13.04%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7567.916|-7569.394|    13.04%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7566.308|-7567.786|    13.04%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -28.996|  -28.996|-7564.783|-7566.261|    13.05%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.996|  -28.996|-7561.947|-7563.425|    13.05%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.996|  -28.996|-7558.343|-7559.820|    13.05%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -28.996|  -28.996|-7553.678|-7555.156|    13.05%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -28.996|  -28.996|-7548.182|-7549.660|    13.06%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7546.688|-7548.166|    13.06%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7543.588|-7545.066|    13.07%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7542.682|-7544.160|    13.07%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7539.372|-7540.850|    13.07%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7535.983|-7537.461|    13.07%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7531.492|-7532.970|    13.08%|   0:00:02.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7530.145|-7531.623|    13.08%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7530.130|-7531.608|    13.08%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.996|  -28.996|-7527.575|-7529.053|    13.08%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7524.395|-7525.873|    13.08%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7524.077|-7525.555|    13.09%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7522.042|-7523.520|    13.09%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7521.625|-7523.103|    13.09%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7521.546|-7523.024|    13.09%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7521.289|-7522.767|    13.09%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -28.996|  -28.996|-7519.732|-7521.210|    13.09%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7518.067|-7519.545|    13.09%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7517.699|-7519.176|    13.10%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7517.437|-7518.915|    13.10%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7515.409|-7516.887|    13.10%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7512.805|-7514.283|    13.10%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7512.335|-7513.813|    13.10%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7512.231|-7513.709|    13.10%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7512.229|-7513.707|    13.10%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7511.329|-7512.806|    13.11%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7509.599|-7511.076|    13.11%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7508.254|-7509.731|    13.11%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7507.988|-7509.466|    13.11%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7506.822|-7508.299|    13.11%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7505.739|-7507.217|    13.11%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7504.401|-7505.879|    13.11%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7503.676|-7505.153|    13.12%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.996|  -28.996|-7503.260|-7504.737|    13.12%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7501.775|-7503.253|    13.12%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.996|  -28.996|-7501.097|-7502.575|    13.12%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7499.996|-7501.474|    13.12%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.996|  -28.996|-7499.603|-7501.081|    13.12%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.996|  -28.996|-7499.291|-7500.769|    13.12%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7499.184|-7500.662|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7498.325|-7499.803|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7497.679|-7499.157|    13.13%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.996|  -28.996|-7497.200|-7498.678|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7497.124|-7498.601|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -28.996|  -28.996|-7496.211|-7497.689|    13.13%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -28.996|  -28.996|-7494.389|-7495.867|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -28.996|  -28.996|-7493.745|-7495.223|    13.13%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -28.996|  -28.996|-7493.029|-7494.507|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7492.374|-7493.852|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7491.951|-7493.429|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7490.947|-7492.425|    13.13%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7490.236|-7491.714|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -28.996|  -28.996|-7489.517|-7490.994|    13.13%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7488.237|-7489.715|    13.14%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7488.230|-7489.708|    13.14%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7487.357|-7488.835|    13.14%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7485.116|-7486.594|    13.14%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7484.733|-7486.211|    13.14%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7483.588|-7485.065|    13.14%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7483.172|-7484.649|    13.14%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7482.960|-7484.438|    13.14%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.996|  -28.996|-7481.038|-7482.516|    13.15%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7480.189|-7481.667|    13.15%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7479.394|-7480.872|    13.15%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7478.954|-7480.432|    13.15%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7478.483|-7479.961|    13.15%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7477.885|-7479.363|    13.15%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7477.432|-7478.910|    13.15%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7477.071|-7478.549|    13.16%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -28.996|  -28.996|-7475.037|-7476.515|    13.16%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -28.996|  -28.996|-7474.121|-7475.599|    13.16%|   0:00:01.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -28.996|  -28.996|-7474.121|-7475.599|    13.16%|   0:00:00.0| 1869.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:41 real=0:03:42 mem=1869.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:03:42 mem=1869.8M) ***
** GigaOpt Optimizer WNS Slack -28.996 TNS Slack -7475.599 Density 13.16
** GigaOpt Optimizer WNS Slack -28.996 TNS Slack -7475.599 Density 13.16
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:42 real=0:03:42 mem=1869.8M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1696.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44462  numIgnoredNets=1
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44461 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44461 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 1.354280e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1758.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.76 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:42:44 mem=1758.4M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 37929 insts, mean move: 3.39 um, max move: 59.60 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7419_fifo_out_123_): (520.00, 445.60) --> (558.00, 467.20)
	Runtime: CPU: 0:01:32 REAL: 0:01:31 MEM: 2073.1MB
Move report: Detail placement moves 9471 insts, mean move: 1.47 um, max move: 39.40 um
	Max move on inst (core_instance/FE_OFC6937_reset): (635.20, 634.60) --> (674.60, 634.60)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 2073.1MB
Summary Report:
Instances move: 38000 (out of 38760 movable)
Mean displacement: 3.48 um
Max displacement: 86.40 um (Instance: core_instance/FE_OFC6937_reset) (606.2, 616.6) -> (674.6, 634.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Runtime: CPU: 0:01:38 REAL: 0:01:37 MEM: 2073.1MB
*** Finished refinePlace (0:44:22 mem=2073.1M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44462  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44462 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44462 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.354043e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 154640
[NR-eagl] Layer2(M2)(V) length: 3.619909e+05um, number of vias: 218375
[NR-eagl] Layer3(M3)(H) length: 4.631930e+05um, number of vias: 16101
[NR-eagl] Layer4(M4)(V) length: 2.084434e+05um, number of vias: 6500
[NR-eagl] Layer5(M5)(H) length: 2.299463e+05um, number of vias: 2016
[NR-eagl] Layer6(M6)(V) length: 8.724243e+04um, number of vias: 246
[NR-eagl] Layer7(M7)(H) length: 2.166574e+04um, number of vias: 262
[NR-eagl] Layer8(M8)(V) length: 5.782735e+03um, number of vias: 0
[NR-eagl] Total length: 1.378265e+06um, number of vias: 398140
End of congRepair (cpu=0:00:03.2, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1668.5M)
Extraction called for design 'fullchip' of instances=38763 and nets=46046 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1668.469M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:56, real = 0:16:55, mem = 1661.3M, totSessionCpu=0:44:27 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1746.57 CPU=0:00:07.4 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1746.6M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    31   |   324   |    39   |     39  |     0   |     0   |     0   |     0   | -29.09 |          0|          0|          0|  13.16  |            |           |
|    10   |   730   |     1   |      1  |     0   |     0   |     0   |     0   | -29.20 |         56|          0|         41|  13.17  |   0:00:03.0|    1828.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -29.20 |          1|          0|         10|  13.17  |   0:00:00.0|    1828.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -29.20 |          0|          0|          0|  13.17  |   0:00:00.0|    1828.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=1828.9M) ***

*** Starting refinePlace (0:44:50 mem=1860.9M) ***
Total net bbox length = 1.261e+06 (6.636e+05 5.976e+05) (ext = 1.142e+05)
Move report: Detail placement moves 108 insts, mean move: 0.65 um, max move: 3.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC7792_n160): (607.00, 802.00) --> (608.20, 800.20)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1868.3MB
Summary Report:
Instances move: 108 (out of 38817 movable)
Mean displacement: 0.65 um
Max displacement: 3.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC7792_n160) (607, 802) -> (608.2, 800.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 1.261e+06 (6.636e+05 5.976e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1868.3MB
*** Finished refinePlace (0:44:52 mem=1868.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1868.3M)


Density : 0.1317
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=1868.3M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1696.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1696.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1706.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1706.6M

------------------------------------------------------------
     Summary (cpu=0.22min real=0.22min mem=1696.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.198 | -29.198 | -0.396  |
|           TNS (ns):| -7759.1 | -7642.3 |-166.957 |
|    Violating Paths:|  4186   |  3684   |  1729   |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.169%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1706.6M
**optDesign ... cpu = 0:17:22, real = 0:17:21, mem = 1696.6M, totSessionCpu=0:44:54 **
*** Timing NOT met, worst failing slack is -29.198
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.198 TNS Slack -7759.073 Density 13.17
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.198|  -29.198|-7642.269|-7759.073|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.172|  -29.172|-7640.958|-7757.763|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.143|  -29.143|-7640.368|-7757.173|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.131|  -29.131|-7640.367|-7757.172|    13.17%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -29.116|  -29.116|-7640.258|-7757.062|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.097|  -29.097|-7639.792|-7756.596|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.078|  -29.078|-7638.717|-7755.522|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.062|  -29.062|-7638.351|-7755.156|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.058|  -29.058|-7637.536|-7754.341|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.041|  -29.041|-7637.128|-7753.933|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.029|  -29.029|-7636.713|-7753.518|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.024|  -29.024|-7636.361|-7753.166|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.016|  -29.016|-7636.372|-7753.177|    13.17%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.010|  -29.010|-7636.037|-7752.841|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.007|  -29.007|-7636.033|-7752.837|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.000|  -29.000|-7636.215|-7753.020|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.992|  -28.992|-7635.924|-7752.729|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.978|  -28.978|-7632.139|-7748.944|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.963|  -28.963|-7631.920|-7748.725|    13.17%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.954|  -28.954|-7631.871|-7748.676|    13.18%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.945|  -28.945|-7631.698|-7748.503|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.937|  -28.937|-7631.815|-7748.620|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.930|  -28.930|-7631.616|-7748.421|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.913|  -28.913|-7630.973|-7747.778|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.907|  -28.907|-7630.549|-7747.354|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.895|  -28.895|-7630.297|-7747.102|    13.18%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.884|  -28.884|-7628.866|-7745.670|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.875|  -28.875|-7628.633|-7745.438|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.874|  -28.874|-7628.215|-7745.020|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.864|  -28.864|-7628.090|-7744.895|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.867|  -28.867|-7627.508|-7744.312|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.858|  -28.858|-7627.694|-7744.499|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.856|  -28.856|-7627.257|-7744.061|    13.18%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.850|  -28.850|-7627.402|-7744.207|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.849|  -28.849|-7626.700|-7743.504|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.840|  -28.840|-7626.422|-7743.227|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.829|  -28.829|-7625.323|-7742.127|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.823|  -28.823|-7624.680|-7741.485|    13.18%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.820|  -28.820|-7624.623|-7741.427|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.812|  -28.812|-7624.297|-7741.102|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.812|  -28.812|-7623.617|-7740.421|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.800|  -28.800|-7623.379|-7740.184|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.800|  -28.800|-7621.857|-7738.662|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.790|  -28.790|-7621.665|-7738.470|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.778|  -28.778|-7621.413|-7738.217|    13.18%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.775|  -28.775|-7621.410|-7738.214|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.775|  -28.775|-7621.009|-7737.814|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.765|  -28.765|-7620.739|-7737.544|    13.19%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.762|  -28.762|-7620.311|-7737.116|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.762|  -28.762|-7619.531|-7736.335|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.754|  -28.754|-7619.384|-7736.189|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.754|  -28.754|-7619.381|-7736.185|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.747|  -28.747|-7619.171|-7735.976|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.747|  -28.747|-7618.520|-7735.324|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.742|  -28.742|-7618.333|-7735.137|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.735|  -28.735|-7618.149|-7734.954|    13.19%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.735|  -28.735|-7618.126|-7734.931|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.729|  -28.729|-7617.998|-7734.802|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.729|  -28.729|-7617.104|-7733.908|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.727|  -28.727|-7616.873|-7733.677|    13.19%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.718|  -28.718|-7616.384|-7733.188|    13.19%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.706|  -28.706|-7615.520|-7732.324|    13.19%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.691|  -28.691|-7613.701|-7730.506|    13.19%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.677|  -28.677|-7611.071|-7727.876|    13.19%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.664|  -28.664|-7608.624|-7725.428|    13.19%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.649|  -28.649|-7607.559|-7724.363|    13.19%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.641|  -28.641|-7606.848|-7723.653|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.633|  -28.633|-7606.491|-7723.296|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.622|  -28.622|-7605.065|-7721.870|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.611|  -28.611|-7605.013|-7721.817|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.601|  -28.601|-7603.995|-7720.800|    13.20%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.593|  -28.593|-7603.433|-7720.238|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.585|  -28.585|-7601.553|-7718.357|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.569|  -28.569|-7600.219|-7717.024|    13.20%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.561|  -28.561|-7599.368|-7716.172|    13.20%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.550|  -28.550|-7598.621|-7715.425|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.543|  -28.543|-7597.992|-7714.797|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.535|  -28.535|-7597.408|-7714.213|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.527|  -28.527|-7596.839|-7713.644|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.519|  -28.519|-7596.316|-7713.121|    13.21%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.511|  -28.511|-7595.675|-7712.480|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.503|  -28.503|-7594.989|-7711.793|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.490|  -28.490|-7593.554|-7710.359|    13.21%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.479|  -28.479|-7592.291|-7709.095|    13.21%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.468|  -28.468|-7591.706|-7708.510|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.460|  -28.460|-7590.982|-7707.787|    13.22%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.460|  -28.460|-7590.271|-7707.076|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.452|  -28.452|-7591.087|-7707.892|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.451|  -28.451|-7590.147|-7706.952|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.447|  -28.447|-7590.061|-7706.865|    13.22%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.437|  -28.437|-7589.793|-7706.598|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.434|  -28.434|-7588.477|-7705.282|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.434|  -28.434|-7587.917|-7704.722|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.430|  -28.430|-7587.839|-7704.644|    13.22%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.427|  -28.427|-7587.793|-7704.598|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.425|  -28.425|-7587.901|-7704.706|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.425|  -28.425|-7587.761|-7704.566|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.424|  -28.424|-7587.737|-7704.542|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.417|  -28.417|-7587.499|-7704.303|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.410|  -28.410|-7586.468|-7703.273|    13.22%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.400|  -28.400|-7586.268|-7703.072|    13.23%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.387|  -28.387|-7584.657|-7701.461|    13.23%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.373|  -28.373|-7582.682|-7699.487|    13.23%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.365|  -28.365|-7581.581|-7698.385|    13.23%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.355|  -28.355|-7581.169|-7697.974|    13.23%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.344|  -28.344|-7579.959|-7696.764|    13.23%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.331|  -28.331|-7577.693|-7694.498|    13.23%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.324|  -28.324|-7576.666|-7693.470|    13.23%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.317|  -28.317|-7576.498|-7693.302|    13.23%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.310|  -28.310|-7575.000|-7691.804|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.310|  -28.310|-7574.628|-7691.432|    13.24%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.302|  -28.302|-7574.685|-7691.489|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.299|  -28.299|-7573.852|-7690.657|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.297|  -28.297|-7573.849|-7690.653|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.289|  -28.289|-7573.247|-7690.051|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.289|  -28.289|-7573.666|-7690.470|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.282|  -28.282|-7573.093|-7689.897|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.281|  -28.281|-7573.075|-7689.879|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.281|  -28.281|-7572.876|-7689.681|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.273|  -28.273|-7572.803|-7689.607|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.277|  -28.277|-7572.121|-7688.926|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.277|  -28.277|-7572.006|-7688.811|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.272|  -28.272|-7571.625|-7688.429|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.272|  -28.272|-7571.623|-7688.427|    13.24%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.266|  -28.266|-7571.592|-7688.396|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.268|  -28.268|-7570.878|-7687.683|    13.24%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.260|  -28.260|-7570.708|-7687.513|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.266|  -28.266|-7570.249|-7687.054|    13.25%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.256|  -28.256|-7570.088|-7686.893|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.260|  -28.260|-7569.967|-7686.771|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.256|  -28.256|-7569.917|-7686.722|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.257|  -28.257|-7569.615|-7686.420|    13.25%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.250|  -28.250|-7569.458|-7686.262|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.247|  -28.247|-7569.254|-7686.059|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.238|  -28.238|-7568.850|-7685.655|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.238|  -28.238|-7567.746|-7684.551|    13.25%|   0:00:01.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.233|  -28.233|-7567.588|-7684.393|    13.25%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.232|  -28.232|-7567.579|-7684.384|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.230|  -28.230|-7567.350|-7684.154|    13.25%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.219|  -28.219|-7566.227|-7683.031|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.222|  -28.222|-7565.702|-7682.507|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.217|  -28.217|-7565.718|-7682.522|    13.25%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.217|  -28.217|-7565.648|-7682.453|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.209|  -28.209|-7565.771|-7682.576|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.207|  -28.207|-7565.452|-7682.256|    13.25%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.206|  -28.206|-7564.949|-7681.753|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.200|  -28.200|-7564.868|-7681.672|    13.25%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.202|  -28.202|-7564.804|-7681.609|    13.25%|   0:00:01.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.200|  -28.200|-7564.743|-7681.548|    13.25%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.197|  -28.197|-7564.754|-7681.558|    13.25%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.200|  -28.200|-7564.392|-7681.196|    13.25%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.197|  -28.197|-7564.401|-7681.206|    13.25%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.205|  -28.205|-7564.249|-7681.053|    13.25%|   0:00:01.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.201|  -28.201|-7564.381|-7681.186|    13.25%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.191|  -28.191|-7564.364|-7681.169|    13.25%|   0:00:01.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.187|  -28.187|-7563.953|-7680.758|    13.26%|   0:00:02.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.180|  -28.180|-7563.276|-7680.080|    13.26%|   0:00:01.0| 1868.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.179|  -28.179|-7562.702|-7679.507|    13.26%|   0:00:00.0| 1830.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.178|  -28.178|-7562.544|-7679.349|    13.26%|   0:00:02.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.169|  -28.169|-7562.340|-7679.145|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.173|  -28.173|-7561.507|-7678.312|    13.26%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.166|  -28.166|-7561.507|-7678.312|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.168|  -28.168|-7561.238|-7678.043|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.162|  -28.162|-7561.039|-7677.843|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.155|  -28.155|-7560.945|-7677.750|    13.26%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.153|  -28.153|-7559.500|-7676.305|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.149|  -28.149|-7559.267|-7676.071|    13.26%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.148|  -28.148|-7559.281|-7676.086|    13.26%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.145|  -28.145|-7558.523|-7675.328|    13.26%|   0:00:03.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.137|  -28.137|-7558.145|-7674.950|    13.26%|   0:00:04.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.129|  -28.129|-7557.812|-7674.617|    13.26%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.119|  -28.119|-7556.498|-7673.302|    13.27%|   0:00:04.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.119|  -28.119|-7555.936|-7672.740|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.115|  -28.115|-7555.753|-7672.558|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.115|  -28.115|-7555.670|-7672.475|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.107|  -28.107|-7555.413|-7672.217|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.098|  -28.098|-7553.900|-7670.705|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.092|  -28.092|-7553.417|-7670.221|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.085|  -28.085|-7553.212|-7670.017|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.083|  -28.083|-7552.172|-7668.977|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.082|  -28.082|-7552.088|-7668.893|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.075|  -28.075|-7551.881|-7668.685|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.077|  -28.077|-7551.394|-7668.199|    13.27%|   0:00:02.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.068|  -28.068|-7551.213|-7668.018|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.070|  -28.070|-7550.799|-7667.604|    13.27%|   0:00:07.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.066|  -28.066|-7550.717|-7667.522|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.066|  -28.066|-7550.683|-7667.488|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.066|  -28.066|-7550.708|-7667.512|    13.27%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.061|  -28.061|-7550.482|-7667.286|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.061|  -28.061|-7550.388|-7667.193|    13.27%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.060|  -28.060|-7550.355|-7667.160|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.054|  -28.054|-7550.185|-7666.990|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.059|  -28.059|-7549.659|-7666.464|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.054|  -28.054|-7549.577|-7666.382|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.053|  -28.053|-7549.547|-7666.352|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.053|  -28.053|-7549.513|-7666.318|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.057|  -28.057|-7549.216|-7666.021|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.054|  -28.054|-7549.134|-7665.938|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.053|  -28.053|-7549.100|-7665.905|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.053|  -28.053|-7549.051|-7665.855|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.061|  -28.061|-7549.215|-7666.020|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.061|  -28.061|-7549.215|-7666.020|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:22 real=0:01:22 mem=1849.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.396|  -28.061|-166.952|-7666.020|    13.28%|   0:00:01.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.289|  -28.061|-152.347|-7651.414|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.276|  -28.061|-132.492|-7631.560|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.249|  -28.061|-124.443|-7625.095|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.229|  -28.061|-117.529|-7622.287|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.223|  -28.061|-101.979|-7607.579|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.206|  -28.061| -95.177|-7600.777|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.175|  -28.061| -84.556|-7590.156|    13.28%|   0:00:00.0| 1849.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_20_/E                             |
|  -0.154|  -28.061| -82.331|-7589.029|    13.28%|   0:00:01.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_20_/E                             |
|  -0.137|  -28.061| -73.293|-7582.381|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.129|  -28.061| -61.107|-7570.195|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_120_/D                          |
|  -0.115|  -28.061| -52.881|-7563.335|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_83_/D                           |
|  -0.112|  -28.061| -45.195|-7552.337|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_106_/D                          |
|  -0.109|  -28.061| -61.097|-7555.116|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.093|  -28.061| -52.987|-7552.457|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.077|  -28.061| -43.234|-7545.030|    13.28%|   0:00:01.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.065|  -28.061| -30.017|-7534.082|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.059|  -28.061| -22.622|-7522.683|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -0.051|  -28.061| -21.353|-7522.336|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_120_/D                          |
|  -0.043|  -28.061| -16.106|-7515.774|    13.28%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/E                                      |
|  -0.030|  -28.061|  -7.942|-7511.836|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_94_/D                           |
|  -0.023|  -28.061|  -2.953|-7504.521|    13.29%|   0:00:01.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.023|  -28.061|  -1.393|-7503.861|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/E                                      |
|  -0.014|  -28.061|  -0.340|-7503.413|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.002|  -28.061|  -0.013|-7503.289|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|   0.003|  -28.061|   0.000|-7503.280|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/E                                      |
|   0.006|  -28.061|   0.000|-7503.283|    13.29%|   0:00:01.0| 1906.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/E                                      |
|   0.015|  -28.061|   0.000|-7503.279|    13.29%|   0:00:04.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
|   0.015|  -28.061|   0.000|-7503.279|    13.29%|   0:00:00.0| 1906.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:09.0 mem=1906.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=1906.4M) ***
** GigaOpt Optimizer WNS Slack -28.061 TNS Slack -7503.279 Density 13.29
*** Starting refinePlace (0:46:30 mem=1922.4M) ***
Total net bbox length = 1.264e+06 (6.647e+05 5.990e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1922.4MB
Move report: Detail placement moves 1922 insts, mean move: 0.60 um, max move: 3.80 um
	Max move on inst (core_instance/sfp_instance/U5972): (765.80, 344.80) --> (763.80, 343.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1922.4MB
Summary Report:
Instances move: 1922 (out of 39316 movable)
Mean displacement: 0.60 um
Max displacement: 3.80 um (Instance: core_instance/sfp_instance/U5972) (765.8, 344.8) -> (763.8, 343)
	Length: 9 sites, height: 1 rows, site name: core, cell type: NR2D3
Total net bbox length = 1.264e+06 (6.651e+05 5.991e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1922.4MB
*** Finished refinePlace (0:46:32 mem=1922.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1922.4M)


Density : 0.1329
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1922.4M) ***
** GigaOpt Optimizer WNS Slack -28.061 TNS Slack -7503.279 Density 13.29
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.061|  -28.061|-7503.279|-7503.279|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.050|  -28.050|-7502.991|-7502.991|    13.29%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.048|  -28.048|-7502.882|-7502.882|    13.29%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.065|  -28.065|-7502.784|-7502.784|    13.29%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.058|  -28.058|-7502.567|-7502.567|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.050|  -28.050|-7502.451|-7502.451|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.049|  -28.049|-7502.459|-7502.459|    13.29%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.042|  -28.042|-7502.199|-7502.199|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.035|  -28.035|-7501.616|-7501.616|    13.29%|   0:00:04.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.029|  -28.029|-7501.325|-7501.325|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.028|  -28.028|-7500.430|-7500.430|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.025|  -28.025|-7500.503|-7500.503|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -28.031|  -28.031|-7500.067|-7500.067|    13.29%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.028|  -28.028|-7500.263|-7500.263|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -28.018|  -28.018|-7499.742|-7499.742|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.010|  -28.010|-7498.231|-7498.231|    13.29%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -28.006|  -28.006|-7497.196|-7497.196|    13.29%|   0:00:02.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.006|  -28.006|-7496.823|-7496.823|    13.29%|   0:00:00.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.996|  -27.996|-7496.589|-7496.589|    13.30%|   0:00:02.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.999|  -27.999|-7496.032|-7496.032|    13.30%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.993|  -27.993|-7495.956|-7495.956|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.994|  -27.994|-7495.928|-7495.928|    13.30%|   0:00:01.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.995|  -27.995|-7495.773|-7495.773|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.999|  -27.999|-7495.772|-7495.772|    13.30%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.999|  -27.999|-7495.768|-7495.768|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.994|  -27.994|-7495.736|-7495.736|    13.30%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.993|  -27.993|-7495.756|-7495.756|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.987|  -27.987|-7495.553|-7495.553|    13.30%|   0:00:04.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.988|  -27.988|-7494.341|-7494.341|    13.30%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.984|  -27.984|-7494.101|-7494.101|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.976|  -27.976|-7493.777|-7493.777|    13.30%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.996|  -27.996|-7493.655|-7493.655|    13.30%|   0:00:12.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.975|  -27.975|-7493.225|-7493.225|    13.30%|   0:00:00.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.973|  -27.973|-7493.145|-7493.145|    13.30%|   0:00:08.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.975|  -27.975|-7493.096|-7493.096|    13.30%|   0:00:00.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.973|  -27.973|-7493.054|-7493.054|    13.30%|   0:00:00.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.971|  -27.971|-7492.151|-7492.151|    13.30%|   0:00:02.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.970|  -27.970|-7491.858|-7491.858|    13.30%|   0:00:00.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.965|  -27.965|-7491.761|-7491.761|    13.30%|   0:00:01.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.964|  -27.964|-7491.267|-7491.267|    13.30%|   0:00:00.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.960|  -27.960|-7490.881|-7490.881|    13.31%|   0:00:02.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.962|  -27.962|-7490.433|-7490.433|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.960|  -27.960|-7490.391|-7490.391|    13.31%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.962|  -27.962|-7490.388|-7490.388|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.960|  -27.960|-7490.346|-7490.346|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.961|  -27.961|-7490.247|-7490.247|    13.31%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.961|  -27.961|-7490.235|-7490.235|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.961|  -27.961|-7490.234|-7490.234|    13.31%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.961|  -27.961|-7490.234|-7490.234|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.0 real=0:00:52.0 mem=1866.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.1 real=0:00:52.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.961 TNS Slack -7490.234 Density 13.31
*** Starting refinePlace (0:47:26 mem=1866.9M) ***
Total net bbox length = 1.265e+06 (6.656e+05 5.996e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1866.9MB
Move report: Detail placement moves 602 insts, mean move: 0.52 um, max move: 3.40 um
	Max move on inst (core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OCPC8475_FE_OFN1019_rd_ptr_0_): (718.60, 562.60) --> (717.00, 560.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1866.9MB
Summary Report:
Instances move: 602 (out of 39400 movable)
Mean displacement: 0.52 um
Max displacement: 3.40 um (Instance: core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OCPC8475_FE_OFN1019_rd_ptr_0_) (718.6, 562.6) -> (717, 560.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
Total net bbox length = 1.265e+06 (6.657e+05 5.997e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1866.9MB
*** Finished refinePlace (0:47:27 mem=1866.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1866.9M)


Density : 0.1331
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.961 TNS Slack -7490.234 Density 13.31
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.961|  -27.961|-7490.234|-7490.234|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.955|  -27.955|-7490.117|-7490.117|    13.31%|   0:00:18.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.954|  -27.954|-7489.782|-7489.782|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.955|  -27.955|-7490.368|-7490.368|    13.31%|   0:00:02.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.6 real=0:00:20.0 mem=1866.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.6 real=0:00:20.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.955 TNS Slack -7490.368 Density 13.31
*** Starting refinePlace (0:47:48 mem=1866.9M) ***
Total net bbox length = 1.266e+06 (6.659e+05 5.999e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1866.9MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1866.9MB
Summary Report:
Instances move: 0 (out of 39409 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.266e+06 (6.659e+05 5.999e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1866.9MB
*** Finished refinePlace (0:47:49 mem=1866.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1866.9M)


Density : 0.1331
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.955 TNS Slack -7490.368 Density 13.31
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.955|  -27.955|-7490.368|-7490.368|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.960|  -27.960|-7489.082|-7489.082|    13.31%|   0:00:07.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.948|  -27.948|-7489.250|-7489.250|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.955|  -27.955|-7489.052|-7489.052|    13.31%|   0:00:02.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.946|  -27.946|-7488.660|-7488.660|    13.31%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.938|  -27.938|-7488.495|-7488.495|    13.31%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.938|  -27.938|-7488.395|-7488.395|    13.31%|   0:00:02.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.938|  -27.938|-7487.964|-7487.964|    13.31%|   0:00:04.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.935|  -27.935|-7487.823|-7487.823|    13.31%|   0:00:00.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.934|  -27.934|-7487.873|-7487.873|    13.32%|   0:00:01.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.932|  -27.932|-7487.678|-7487.678|    13.32%|   0:00:00.0| 1886.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.930|  -27.930|-7487.740|-7487.740|    13.32%|   0:00:08.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.934|  -27.934|-7487.456|-7487.456|    13.32%|   0:00:05.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.930|  -27.930|-7487.382|-7487.382|    13.32%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.929|  -27.929|-7488.665|-7488.665|    13.32%|   0:00:06.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.934|  -27.934|-7488.526|-7488.526|    13.32%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.931|  -27.931|-7488.452|-7488.452|    13.32%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.931|  -27.931|-7488.412|-7488.412|    13.32%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.929|  -27.929|-7488.374|-7488.374|    13.32%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.925|  -27.925|-7488.302|-7488.302|    13.32%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.929|  -27.929|-7487.634|-7487.634|    13.32%|   0:00:01.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.925|  -27.925|-7487.560|-7487.560|    13.32%|   0:00:00.0| 1847.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.925|  -27.925|-7487.462|-7487.462|    13.32%|   0:00:04.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.925|  -27.925|-7487.462|-7487.462|    13.32%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.925|  -27.925|-7487.462|-7487.462|    13.32%|   0:00:01.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:45.0 real=0:00:45.0 mem=1866.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:45.1 real=0:00:45.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.925 TNS Slack -7487.462 Density 13.32
*** Starting refinePlace (0:48:36 mem=1866.9M) ***
Total net bbox length = 1.266e+06 (6.660e+05 6.001e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1866.9MB
Move report: Detail placement moves 336 insts, mean move: 0.53 um, max move: 2.40 um
	Max move on inst (core_instance/sfp_instance/U442): (735.00, 346.60) --> (734.40, 348.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1866.9MB
Summary Report:
Instances move: 336 (out of 39421 movable)
Mean displacement: 0.53 um
Max displacement: 2.40 um (Instance: core_instance/sfp_instance/U442) (735, 346.6) -> (734.4, 348.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI211XD0
Total net bbox length = 1.266e+06 (6.661e+05 6.001e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1866.9MB
*** Finished refinePlace (0:48:37 mem=1866.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1866.9M)


Density : 0.1332
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1866.9M) ***
** GigaOpt Optimizer WNS Slack -27.925 TNS Slack -7487.462 Density 13.32
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.925|  -27.925|-7487.462|-7487.462|    13.32%|   0:00:00.0| 1866.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.928|  -27.928|-7485.360|-7485.360|    13.32%|   0:00:20.0| 1868.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.923|  -27.923|-7485.271|-7485.271|    13.32%|   0:00:00.0| 1868.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.929|  -27.929|-7486.252|-7486.252|    13.32%|   0:00:02.0| 1868.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.924|  -27.924|-7486.161|-7486.161|    13.32%|   0:00:00.0| 1868.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.924|  -27.924|-7486.161|-7486.161|    13.32%|   0:00:00.0| 1868.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.4 real=0:00:22.0 mem=1868.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.4 real=0:00:22.0 mem=1868.7M) ***
** GigaOpt Optimizer WNS Slack -27.924 TNS Slack -7486.161 Density 13.32
*** Starting refinePlace (0:49:01 mem=1868.7M) ***
Total net bbox length = 1.266e+06 (6.661e+05 6.001e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1868.7MB
Move report: Detail placement moves 16 insts, mean move: 1.28 um, max move: 4.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8281_n4638): (742.80, 348.40) --> (743.40, 352.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1868.7MB
Summary Report:
Instances move: 16 (out of 39423 movable)
Mean displacement: 1.28 um
Max displacement: 4.20 um (Instance: core_instance/sfp_instance/FE_OCPC8281_n4638) (742.8, 348.4) -> (743.4, 352)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.266e+06 (6.661e+05 6.001e+05) (ext = 1.142e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1868.7MB
*** Finished refinePlace (0:49:02 mem=1868.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1868.7M)


Density : 0.1332
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1868.7M) ***
** GigaOpt Optimizer WNS Slack -27.924 TNS Slack -7486.161 Density 13.32
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 53 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:04 real=0:04:03 mem=1868.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.924
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.924 TNS Slack -7486.161 Density 13.32
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.924|  -27.924|-7486.161|-7486.161|    13.32%|   0:00:00.0| 1828.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.924|  -27.924|-7485.699|-7485.699|    13.32%|   0:00:26.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.924|  -27.924|-7485.359|-7485.359|    13.32%|   0:00:03.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.924|  -27.924|-7485.201|-7485.201|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.924|  -27.924|-7484.996|-7484.996|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.925|  -27.925|-7484.893|-7484.893|    13.32%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.925|  -27.925|-7484.887|-7484.887|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.925|  -27.925|-7484.882|-7484.882|    13.32%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.925|  -27.925|-7484.217|-7484.217|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -27.925|  -27.925|-7483.500|-7483.500|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.925|  -27.925|-7482.751|-7482.751|    13.32%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.925|  -27.925|-7482.729|-7482.729|    13.32%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.926|  -27.926|-7481.927|-7481.927|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.926|  -27.926|-7481.917|-7481.917|    13.32%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.926|  -27.926|-7480.620|-7480.620|    13.32%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.926|  -27.926|-7478.979|-7478.979|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.926|  -27.926|-7478.685|-7478.685|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.926|  -27.926|-7478.321|-7478.321|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7478.074|-7478.074|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.954|-7477.954|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.766|-7477.766|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.398|-7477.398|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.374|-7477.374|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.372|-7477.372|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.927|  -27.927|-7477.130|-7477.130|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -27.928|  -27.928|-7476.829|-7476.829|    13.33%|   0:00:02.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -27.928|  -27.928|-7476.827|-7476.827|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -27.928|  -27.928|-7476.823|-7476.823|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -27.929|  -27.929|-7476.632|-7476.632|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -27.929|  -27.929|-7476.616|-7476.616|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -27.929|  -27.929|-7476.490|-7476.490|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -27.929|  -27.929|-7476.476|-7476.476|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.929|  -27.929|-7476.454|-7476.454|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -27.929|  -27.929|-7476.216|-7476.216|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.929|  -27.929|-7475.855|-7475.855|    13.33%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -27.929|  -27.929|-7475.765|-7475.765|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.929|  -27.929|-7475.649|-7475.649|    13.33%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.930|  -27.930|-7474.945|-7474.945|    13.33%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.930|  -27.930|-7474.817|-7474.817|    13.33%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.930|  -27.930|-7474.698|-7474.698|    13.33%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.930|  -27.930|-7474.695|-7474.695|    13.33%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -27.931|  -27.931|-7474.384|-7474.384|    13.33%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.931|  -27.931|-7473.854|-7473.854|    13.33%|   0:00:02.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -27.931|  -27.931|-7473.665|-7473.665|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.931|  -27.931|-7473.659|-7473.659|    13.34%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.931|  -27.931|-7473.646|-7473.646|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.931|  -27.931|-7473.214|-7473.214|    13.34%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -27.931|  -27.931|-7473.203|-7473.203|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -27.931|  -27.931|-7473.198|-7473.198|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -27.931|  -27.931|-7473.042|-7473.042|    13.34%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.931|  -27.931|-7473.039|-7473.039|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.931|  -27.931|-7472.994|-7472.994|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.931|  -27.931|-7472.979|-7472.979|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.932|  -27.932|-7472.768|-7472.768|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.932|  -27.932|-7472.747|-7472.747|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.932|  -27.932|-7472.488|-7472.488|    13.34%|   0:00:04.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -27.932|  -27.932|-7472.415|-7472.415|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -27.932|  -27.932|-7472.374|-7472.374|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.932|  -27.932|-7472.232|-7472.232|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.932|  -27.932|-7472.055|-7472.055|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.932|  -27.932|-7471.761|-7471.761|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.932|  -27.932|-7471.633|-7471.633|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.932|  -27.932|-7471.537|-7471.537|    13.34%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.932|  -27.932|-7471.336|-7471.336|    13.34%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.932|  -27.932|-7471.060|-7471.060|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.932|  -27.932|-7470.851|-7470.851|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.932|  -27.932|-7470.846|-7470.846|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -27.932|  -27.932|-7470.674|-7470.674|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -27.932|  -27.932|-7470.359|-7470.359|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -27.932|  -27.932|-7470.226|-7470.226|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.932|  -27.932|-7470.030|-7470.030|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.932|  -27.932|-7468.697|-7468.697|    13.34%|   0:00:04.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.932|  -27.932|-7468.122|-7468.122|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.932|  -27.932|-7467.993|-7467.993|    13.34%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.932|  -27.932|-7467.651|-7467.651|    13.34%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.932|  -27.932|-7467.362|-7467.362|    13.34%|   0:00:00.0| 1834.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.932|  -27.932|-7467.358|-7467.358|    13.34%|   0:00:00.0| 1834.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -27.932|  -27.932|-7466.626|-7466.626|    13.34%|   0:00:03.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.932|  -27.932|-7466.523|-7466.523|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.932|  -27.932|-7466.380|-7466.380|    13.34%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
| -27.932|  -27.932|-7466.376|-7466.376|    13.34%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
| -27.932|  -27.932|-7465.596|-7465.596|    13.35%|   0:00:01.0| 1834.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.932|  -27.932|-7464.910|-7464.910|    13.35%|   0:00:00.0| 1834.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -27.932|  -27.932|-7464.724|-7464.724|    13.35%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.932|  -27.932|-7464.717|-7464.717|    13.35%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -27.932|  -27.932|-7463.783|-7463.783|    13.34%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7463.494|-7463.494|    13.34%|   0:00:02.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -27.932|  -27.932|-7463.183|-7463.183|    13.34%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7463.115|-7463.115|    13.35%|   0:00:05.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7462.527|-7462.527|    13.35%|   0:00:02.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7462.521|-7462.521|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7462.402|-7462.402|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7462.292|-7462.292|    13.35%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7462.288|-7462.288|    13.35%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7461.908|-7461.908|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -27.932|  -27.932|-7461.680|-7461.680|    13.35%|   0:00:02.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.932|  -27.932|-7461.250|-7461.250|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -27.932|  -27.932|-7461.077|-7461.077|    13.35%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.932|  -27.932|-7461.012|-7461.012|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.932|  -27.932|-7460.961|-7460.961|    13.35%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.932|  -27.932|-7460.936|-7460.936|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.932|  -27.932|-7460.920|-7460.920|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -27.932|  -27.932|-7460.156|-7460.156|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -27.932|  -27.932|-7459.881|-7459.881|    13.35%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -27.932|  -27.932|-7459.445|-7459.445|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.932|  -27.932|-7459.289|-7459.289|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.932|  -27.932|-7459.125|-7459.125|    13.35%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -27.932|  -27.932|-7458.545|-7458.545|    13.36%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.932|  -27.932|-7457.359|-7457.359|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.932|  -27.932|-7457.057|-7457.057|    13.36%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.932|  -27.932|-7457.053|-7457.053|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -27.932|  -27.932|-7456.562|-7456.562|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7455.936|-7455.936|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.932|  -27.932|-7455.658|-7455.658|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.932|  -27.932|-7455.342|-7455.342|    13.36%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.932|  -27.932|-7455.118|-7455.118|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.932|  -27.932|-7454.879|-7454.879|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7454.791|-7454.791|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7454.325|-7454.325|    13.36%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.932|  -27.932|-7454.283|-7454.283|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.932|  -27.932|-7454.027|-7454.027|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -27.932|  -27.932|-7454.015|-7454.015|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.932|  -27.932|-7453.759|-7453.759|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -27.932|  -27.932|-7453.501|-7453.501|    13.36%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -27.932|  -27.932|-7453.475|-7453.475|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.932|  -27.932|-7453.467|-7453.467|    13.36%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -27.932|  -27.932|-7452.882|-7452.882|    13.37%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.932|  -27.932|-7452.700|-7452.700|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7452.391|-7452.391|    13.37%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.932|  -27.932|-7452.230|-7452.230|    13.37%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7451.571|-7451.571|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.932|  -27.932|-7451.535|-7451.535|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.932|  -27.932|-7451.520|-7451.520|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -27.932|  -27.932|-7451.129|-7451.129|    13.37%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.932|  -27.932|-7451.033|-7451.033|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.932|  -27.932|-7450.673|-7450.673|    13.37%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.932|  -27.932|-7450.655|-7450.655|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.932|  -27.932|-7450.325|-7450.325|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -27.932|  -27.932|-7450.155|-7450.155|    13.37%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.932|  -27.932|-7449.974|-7449.974|    13.37%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.932|  -27.932|-7449.901|-7449.901|    13.37%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.932|  -27.932|-7449.679|-7449.679|    13.37%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7449.256|-7449.256|    13.37%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7448.000|-7448.000|    13.37%|   0:00:05.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7447.862|-7447.862|    13.37%|   0:00:02.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7447.678|-7447.678|    13.37%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7447.458|-7447.458|    13.37%|   0:00:03.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7447.349|-7447.349|    13.37%|   0:00:02.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7447.250|-7447.250|    13.37%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.932|  -27.932|-7446.992|-7446.992|    13.37%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.932|  -27.932|-7446.822|-7446.822|    13.37%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7446.679|-7446.679|    13.37%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7446.661|-7446.661|    13.37%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7446.618|-7446.618|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.932|  -27.932|-7446.357|-7446.357|    13.37%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7446.239|-7446.239|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.932|  -27.932|-7446.093|-7446.093|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7446.090|-7446.090|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.932|  -27.932|-7446.012|-7446.012|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7445.784|-7445.784|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7445.770|-7445.770|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.932|  -27.932|-7445.519|-7445.519|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.932|  -27.932|-7445.351|-7445.351|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7445.126|-7445.126|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.932|  -27.932|-7444.729|-7444.729|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.645|-7444.645|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.486|-7444.486|    13.38%|   0:00:03.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.466|-7444.466|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.310|-7444.310|    13.38%|   0:00:02.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.217|-7444.217|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.208|-7444.208|    13.38%|   0:00:02.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.932|  -27.932|-7444.034|-7444.034|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.932|  -27.932|-7443.928|-7443.928|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.932|  -27.932|-7443.826|-7443.826|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.932|  -27.932|-7443.667|-7443.667|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -27.932|  -27.932|-7443.490|-7443.490|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.932|  -27.932|-7443.377|-7443.377|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.932|  -27.932|-7443.250|-7443.250|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.932|  -27.932|-7442.991|-7442.991|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.932|  -27.932|-7442.874|-7442.874|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.932|  -27.932|-7442.706|-7442.706|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.932|  -27.932|-7442.687|-7442.687|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.932|  -27.932|-7442.670|-7442.670|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.932|  -27.932|-7442.645|-7442.645|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.932|  -27.932|-7442.603|-7442.603|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.932|  -27.932|-7442.561|-7442.561|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.932|  -27.932|-7442.527|-7442.527|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.932|  -27.932|-7442.520|-7442.520|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.932|  -27.932|-7442.470|-7442.470|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.932|  -27.932|-7442.404|-7442.404|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -27.932|  -27.932|-7442.401|-7442.401|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -27.932|  -27.932|-7442.171|-7442.171|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7442.162|-7442.162|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.932|  -27.932|-7442.134|-7442.134|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7442.114|-7442.114|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7442.003|-7442.003|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.932|  -27.932|-7442.000|-7442.000|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.932|  -27.932|-7441.964|-7441.964|    13.38%|   0:00:00.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -27.932|  -27.932|-7441.765|-7441.765|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7441.701|-7441.701|    13.38%|   0:00:01.0| 1872.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7441.692|-7441.692|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7441.643|-7441.643|    13.38%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -27.932|  -27.932|-7441.626|-7441.626|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.932|  -27.932|-7441.539|-7441.539|    13.38%|   0:00:04.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.932|  -27.932|-7441.341|-7441.341|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.932|  -27.932|-7441.232|-7441.232|    13.38%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.932|  -27.932|-7441.182|-7441.182|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.932|  -27.932|-7441.172|-7441.172|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.932|  -27.932|-7441.168|-7441.168|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.932|  -27.932|-7441.061|-7441.061|    13.38%|   0:00:02.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.932|  -27.932|-7441.055|-7441.055|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.932|  -27.932|-7441.004|-7441.004|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.932|  -27.932|-7440.956|-7440.956|    13.38%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.932|  -27.932|-7440.875|-7440.875|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.932|  -27.932|-7440.870|-7440.870|    13.38%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.932|  -27.932|-7440.850|-7440.850|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.932|  -27.932|-7440.837|-7440.837|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.932|  -27.932|-7440.792|-7440.792|    13.38%|   0:00:01.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -27.932|  -27.932|-7440.664|-7440.664|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -27.932|  -27.932|-7440.656|-7440.656|    13.38%|   0:00:00.0| 1851.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.932|  -27.932|-7440.616|-7440.616|    13.38%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.932|  -27.932|-7440.571|-7440.571|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -27.932|  -27.932|-7440.565|-7440.565|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.932|  -27.932|-7440.342|-7440.342|    13.38%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.932|  -27.932|-7440.322|-7440.322|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.932|  -27.932|-7440.286|-7440.286|    13.38%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.932|  -27.932|-7440.176|-7440.176|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.932|  -27.932|-7440.168|-7440.168|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.932|  -27.932|-7440.162|-7440.162|    13.38%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.932|  -27.932|-7440.057|-7440.057|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.932|  -27.932|-7440.034|-7440.034|    13.38%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.932|  -27.932|-7440.031|-7440.031|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.932|  -27.932|-7440.010|-7440.010|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.932|  -27.932|-7439.938|-7439.938|    13.38%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.932|  -27.932|-7439.916|-7439.916|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.932|  -27.932|-7439.903|-7439.903|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.932|  -27.932|-7439.858|-7439.858|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.932|  -27.932|-7439.854|-7439.854|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.932|  -27.932|-7439.661|-7439.661|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.932|  -27.932|-7439.580|-7439.580|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.932|  -27.932|-7439.563|-7439.563|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.932|  -27.932|-7439.557|-7439.557|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.932|  -27.932|-7439.553|-7439.553|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.932|  -27.932|-7439.539|-7439.539|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.932|  -27.932|-7439.522|-7439.522|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.511|-7439.511|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.466|-7439.466|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.455|-7439.455|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.454|-7439.454|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.432|-7439.432|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.430|-7439.430|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.342|-7439.342|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.235|-7439.235|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.215|-7439.215|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7439.158|-7439.158|    13.39%|   0:00:03.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.932|  -27.932|-7438.612|-7438.612|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7437.896|-7437.896|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7437.303|-7437.303|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7437.095|-7437.095|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7437.073|-7437.073|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7437.022|-7437.022|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.544|-7436.544|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.479|-7436.479|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.472|-7436.472|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.465|-7436.465|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.428|-7436.428|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.415|-7436.415|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7436.028|-7436.028|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.972|-7435.972|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.901|-7435.901|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.881|-7435.881|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.517|-7435.517|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.417|-7435.417|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.406|-7435.406|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.392|-7435.392|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.357|-7435.357|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.258|-7435.258|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.238|-7435.238|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7435.032|-7435.032|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.980|-7434.980|    13.39%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.652|-7434.652|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.618|-7434.618|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.593|-7434.593|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.545|-7434.545|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.533|-7434.533|    13.39%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.462|-7434.462|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.450|-7434.450|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.291|-7434.291|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.280|-7434.280|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.932|  -27.932|-7434.272|-7434.272|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.932|  -27.932|-7433.354|-7433.354|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.932|  -27.932|-7419.530|-7419.530|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.932|  -27.932|-7411.535|-7411.535|    13.39%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7407.048|-7407.048|    13.39%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7404.107|-7404.107|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7395.503|-7395.503|    13.39%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7391.328|-7391.328|    13.40%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7386.083|-7386.083|    13.40%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7385.052|-7385.052|    13.40%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7377.129|-7377.129|    13.40%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7372.850|-7372.850|    13.40%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7369.445|-7369.445|    13.40%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7365.143|-7365.143|    13.41%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7360.541|-7360.541|    13.41%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7359.654|-7359.654|    13.41%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -27.932|  -27.932|-7356.657|-7356.657|    13.41%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7351.851|-7351.851|    13.41%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7347.060|-7347.060|    13.41%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7344.073|-7344.073|    13.42%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7343.196|-7343.196|    13.42%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7338.215|-7338.215|    13.42%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7334.269|-7334.269|    13.42%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7331.857|-7331.857|    13.42%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7329.502|-7329.502|    13.43%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.932|  -27.932|-7323.794|-7323.794|    13.43%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7317.918|-7317.918|    13.43%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7312.658|-7312.658|    13.44%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7309.142|-7309.142|    13.44%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7301.828|-7301.828|    13.44%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7299.887|-7299.887|    13.45%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7297.762|-7297.762|    13.45%|   0:00:03.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7292.945|-7292.945|    13.45%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7289.328|-7289.328|    13.45%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7287.280|-7287.280|    13.46%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7286.456|-7286.456|    13.46%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7285.168|-7285.168|    13.46%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7283.631|-7283.631|    13.46%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.932|  -27.932|-7282.173|-7282.173|    13.46%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7280.454|-7280.454|    13.46%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7278.539|-7278.539|    13.46%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7277.971|-7277.971|    13.46%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7274.583|-7274.583|    13.46%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7272.767|-7272.767|    13.47%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7271.873|-7271.873|    13.47%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7270.450|-7270.450|    13.47%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7267.322|-7267.322|    13.47%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7264.485|-7264.485|    13.47%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7261.730|-7261.730|    13.48%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7257.801|-7257.801|    13.48%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7255.296|-7255.296|    13.48%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7254.254|-7254.254|    13.48%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7247.545|-7247.545|    13.49%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7241.184|-7241.184|    13.50%|   0:00:03.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7239.733|-7239.733|    13.50%|   0:00:00.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -27.932|  -27.932|-7238.304|-7238.304|    13.50%|   0:00:03.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7237.697|-7237.697|    13.50%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7236.694|-7236.694|    13.50%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7235.368|-7235.368|    13.51%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7233.768|-7233.768|    13.51%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7232.178|-7232.178|    13.51%|   0:00:02.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7231.469|-7231.469|    13.51%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7227.609|-7227.609|    13.52%|   0:00:01.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7224.734|-7224.734|    13.52%|   0:00:03.0| 1870.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7223.338|-7223.338|    13.53%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7223.109|-7223.109|    13.53%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7218.633|-7218.633|    13.53%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7217.896|-7217.896|    13.54%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7217.757|-7217.757|    13.54%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7215.494|-7215.494|    13.55%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7212.347|-7212.347|    13.55%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7211.704|-7211.704|    13.55%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7208.712|-7208.712|    13.55%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7207.452|-7207.452|    13.56%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7206.943|-7206.943|    13.56%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7205.225|-7205.225|    13.56%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.932|  -27.932|-7203.992|-7203.992|    13.56%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -27.932|  -27.932|-7201.273|-7201.273|    13.57%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7199.845|-7199.845|    13.57%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7199.650|-7199.650|    13.57%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7199.531|-7199.531|    13.57%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7198.425|-7198.425|    13.58%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.932|  -27.932|-7195.303|-7195.303|    13.58%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7193.740|-7193.740|    13.58%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7193.260|-7193.260|    13.58%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7192.911|-7192.911|    13.58%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7192.791|-7192.791|    13.58%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7192.786|-7192.786|    13.59%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.932|  -27.932|-7190.044|-7190.044|    13.59%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7187.184|-7187.184|    13.59%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7185.680|-7185.680|    13.59%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7185.029|-7185.029|    13.59%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7183.579|-7183.579|    13.60%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7182.792|-7182.792|    13.60%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7181.766|-7181.766|    13.60%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7181.621|-7181.621|    13.61%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7180.928|-7180.928|    13.61%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7179.312|-7179.312|    13.61%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7175.109|-7175.109|    13.61%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7173.043|-7173.043|    13.61%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7172.858|-7172.858|    13.62%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7172.041|-7172.041|    13.62%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7169.844|-7169.844|    13.62%|   0:00:04.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -27.932|  -27.932|-7167.054|-7167.054|    13.62%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7166.163|-7166.163|    13.62%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7164.695|-7164.695|    13.63%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7164.172|-7164.172|    13.63%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7161.339|-7161.339|    13.64%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7159.028|-7159.028|    13.64%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7156.848|-7156.848|    13.64%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7153.116|-7153.116|    13.65%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7152.778|-7152.778|    13.65%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7149.911|-7149.911|    13.66%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7149.803|-7149.803|    13.66%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7149.700|-7149.700|    13.66%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7148.517|-7148.517|    13.67%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7147.444|-7147.444|    13.67%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7147.293|-7147.293|    13.67%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.932|  -27.932|-7146.938|-7146.938|    13.68%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7146.851|-7146.851|    13.68%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7145.851|-7145.851|    13.68%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7145.237|-7145.237|    13.68%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7145.218|-7145.218|    13.68%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.932|  -27.932|-7143.971|-7143.971|    13.69%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7143.493|-7143.493|    13.69%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7143.457|-7143.457|    13.69%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7143.268|-7143.268|    13.69%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -27.932|  -27.932|-7142.042|-7142.042|    13.69%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7138.205|-7138.205|    13.69%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7137.523|-7137.523|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.932|  -27.932|-7137.253|-7137.253|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7137.196|-7137.196|    13.70%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7136.826|-7136.826|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7136.794|-7136.794|    13.70%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7136.354|-7136.354|    13.70%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7136.270|-7136.270|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7136.007|-7136.007|    13.70%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7135.994|-7135.994|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7135.535|-7135.535|    13.70%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7134.825|-7134.825|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.932|  -27.932|-7134.361|-7134.361|    13.70%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7133.860|-7133.860|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7133.687|-7133.687|    13.71%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7133.535|-7133.535|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7133.514|-7133.514|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.932|  -27.932|-7132.942|-7132.942|    13.71%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -27.932|  -27.932|-7132.828|-7132.828|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.932|  -27.932|-7132.673|-7132.673|    13.71%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.932|  -27.932|-7132.567|-7132.567|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.932|  -27.932|-7132.496|-7132.496|    13.71%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.932|  -27.932|-7130.942|-7130.942|    13.71%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7130.653|-7130.653|    13.71%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -27.932|  -27.932|-7129.824|-7129.824|    13.72%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7129.510|-7129.510|    13.72%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7128.073|-7128.073|    13.72%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.932|  -27.932|-7126.387|-7126.387|    13.72%|   0:00:04.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.932|  -27.932|-7124.485|-7124.485|    13.72%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.932|  -27.932|-7124.312|-7124.312|    13.72%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -27.932|  -27.932|-7123.410|-7123.410|    13.73%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.932|  -27.932|-7123.005|-7123.005|    13.74%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7122.805|-7122.805|    13.74%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7122.451|-7122.451|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.932|  -27.932|-7122.323|-7122.323|    13.74%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.932|  -27.932|-7122.031|-7122.031|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -27.932|  -27.932|-7122.025|-7122.025|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.932|  -27.932|-7121.865|-7121.865|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.932|  -27.932|-7120.767|-7120.767|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.932|  -27.932|-7120.177|-7120.177|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.932|  -27.932|-7119.814|-7119.814|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.932|  -27.932|-7119.637|-7119.637|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.932|  -27.932|-7119.311|-7119.311|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -27.932|  -27.932|-7118.777|-7118.777|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.932|  -27.932|-7118.652|-7118.652|    13.74%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.932|  -27.932|-7118.526|-7118.526|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
| -27.932|  -27.932|-7117.774|-7117.774|    13.74%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.932|  -27.932|-7116.991|-7116.991|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7116.348|-7116.348|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7116.077|-7116.077|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7115.917|-7115.917|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7115.020|-7115.020|    13.75%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.932|  -27.932|-7114.864|-7114.864|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.932|  -27.932|-7114.696|-7114.696|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.932|  -27.932|-7114.471|-7114.471|    13.75%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7114.167|-7114.167|    13.75%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7113.209|-7113.209|    13.75%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7112.942|-7112.942|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.932|  -27.932|-7112.541|-7112.541|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7112.092|-7112.092|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7111.844|-7111.844|    13.76%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7111.635|-7111.635|    13.76%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7110.830|-7110.830|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.932|  -27.932|-7110.126|-7110.126|    13.76%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.932|  -27.932|-7110.104|-7110.104|    13.76%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.932|  -27.932|-7110.070|-7110.070|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.932|  -27.932|-7109.976|-7109.976|    13.76%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -27.932|  -27.932|-7109.626|-7109.626|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7109.416|-7109.416|    13.76%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7109.299|-7109.299|    13.76%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7109.167|-7109.167|    13.77%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7108.810|-7108.810|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7108.477|-7108.477|    13.77%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7108.003|-7108.003|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
| -27.932|  -27.932|-7107.877|-7107.877|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -27.932|  -27.932|-7107.477|-7107.477|    13.77%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7107.279|-7107.279|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7106.749|-7106.749|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -27.932|  -27.932|-7106.601|-7106.601|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -27.932|  -27.932|-7106.032|-7106.032|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -27.932|  -27.932|-7105.007|-7105.007|    13.77%|   0:00:03.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7103.967|-7103.967|    13.77%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7103.921|-7103.921|    13.77%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7103.673|-7103.673|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_12_/D         |
| -27.932|  -27.932|-7103.480|-7103.480|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7103.115|-7103.115|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.910|-7102.910|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.878|-7102.878|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.824|-7102.824|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.803|-7102.803|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.755|-7102.755|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.722|-7102.722|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -27.932|  -27.932|-7102.194|-7102.194|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7102.083|-7102.083|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7101.896|-7101.896|    13.78%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7101.879|-7101.879|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7101.798|-7101.798|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.932|  -27.932|-7101.265|-7101.265|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.932|  -27.932|-7100.900|-7100.900|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -27.932|  -27.932|-7100.303|-7100.303|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.932|  -27.932|-7100.210|-7100.210|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -27.932|  -27.932|-7100.034|-7100.034|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_11_/D         |
| -27.932|  -27.932|-7099.991|-7099.991|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.932|  -27.932|-7099.335|-7099.335|    13.78%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -27.932|  -27.932|-7099.025|-7099.025|    13.78%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -27.932|  -27.932|-7098.979|-7098.979|    13.78%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -27.932|  -27.932|-7098.510|-7098.510|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7098.288|-7098.288|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7098.036|-7098.036|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7097.595|-7097.595|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7097.545|-7097.545|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7097.526|-7097.526|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -27.932|  -27.932|-7097.083|-7097.083|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.932|  -27.932|-7096.606|-7096.606|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.932|  -27.932|-7096.535|-7096.535|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -27.932|  -27.932|-7096.356|-7096.356|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -27.932|  -27.932|-7096.353|-7096.353|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -27.932|  -27.932|-7095.054|-7095.054|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.932|  -27.932|-7094.454|-7094.454|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.932|  -27.932|-7094.261|-7094.261|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.932|  -27.932|-7093.757|-7093.757|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.932|  -27.932|-7093.566|-7093.566|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -27.932|  -27.932|-7093.436|-7093.436|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
| -27.932|  -27.932|-7093.349|-7093.349|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.932|  -27.932|-7093.272|-7093.272|    13.79%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
| -27.932|  -27.932|-7092.943|-7092.943|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -27.932|  -27.932|-7092.033|-7092.033|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -27.932|  -27.932|-7090.925|-7090.925|    13.79%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -27.932|  -27.932|-7090.678|-7090.678|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -27.932|  -27.932|-7090.263|-7090.263|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -27.932|  -27.932|-7090.107|-7090.107|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -27.932|  -27.932|-7089.887|-7089.887|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -27.932|  -27.932|-7089.830|-7089.830|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -27.932|  -27.932|-7089.427|-7089.427|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -27.932|  -27.932|-7089.376|-7089.376|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -27.932|  -27.932|-7089.320|-7089.320|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -27.932|  -27.932|-7088.893|-7088.893|    13.79%|   0:00:02.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.932|  -27.932|-7088.838|-7088.838|    13.79%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -27.932|  -27.932|-7087.886|-7087.886|    13.79%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -27.932|  -27.932|-7087.708|-7087.708|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -27.932|  -27.932|-7087.223|-7087.223|    13.80%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -27.932|  -27.932|-7087.207|-7087.207|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -27.932|  -27.932|-7086.349|-7086.349|    13.80%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
| -27.932|  -27.932|-7085.907|-7085.907|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
| -27.932|  -27.932|-7085.387|-7085.387|    13.80%|   0:00:01.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -27.932|  -27.932|-7085.119|-7085.119|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_8_/D          |
| -27.932|  -27.932|-7085.119|-7085.119|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:36 real=0:07:36 mem=1832.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|  -27.932|   0.000|-7085.119|    13.80%|   0:00:00.0| 1832.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|   0.018|  -27.932|   0.000|-7072.652|    13.80%|   0:00:01.0| 1908.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_91_/D                           |
|   0.018|  -27.932|   0.000|-7072.652|    13.80%|   0:00:00.0| 1908.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_91_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1908.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:37 real=0:07:37 mem=1908.3M) ***
** GigaOpt Optimizer WNS Slack -27.932 TNS Slack -7072.652 Density 13.80
*** Starting refinePlace (0:56:46 mem=1924.3M) ***
Total net bbox length = 1.279e+06 (6.751e+05 6.041e+05) (ext = 1.142e+05)
Move report: Timing Driven Placement moves 463 insts, mean move: 4.35 um, max move: 15.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8525_n5606): (738.20, 352.00) --> (730.20, 359.20)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:06.0 MEM: 1960.3MB
Move report: Detail placement moves 8202 insts, mean move: 1.16 um, max move: 14.60 um
	Max move on inst (core_instance/FE_OFC7768_qmem_out_13_): (610.20, 1082.80) --> (624.80, 1082.80)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:05.0 MEM: 1960.3MB
Summary Report:
Instances move: 8493 (out of 39851 movable)
Mean displacement: 1.33 um
Max displacement: 15.40 um (Instance: core_instance/sfp_instance/FE_OCPC8525_n5606) (738.2, 352) -> (730, 359.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 1.273e+06 (6.686e+05 6.048e+05) (ext = 1.141e+05)
Runtime: CPU: 0:00:11.5 REAL: 0:00:11.0 MEM: 1960.3MB
*** Finished refinePlace (0:56:57 mem=1960.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1960.3M)


Density : 0.1380
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:12.5 real=0:00:12.0 mem=1960.3M) ***
** GigaOpt Optimizer WNS Slack -27.931 TNS Slack -7072.648 Density 13.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:50 real=0:07:51 mem=1960.3M) ***

End: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.931  TNS Slack -7072.648 Density 13.80
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    13.80%|        -| -27.931|-7072.648|   0:00:00.0| 1847.1M|
|    13.80%|       39| -27.931|-7072.648|   0:00:01.0| 1848.1M|
|    13.79%|      200| -27.931|-7072.756|   0:00:02.0| 1848.1M|
|    13.78%|       16| -27.931|-7072.758|   0:00:00.0| 1848.1M|
|    13.78%|        1| -27.931|-7072.757|   0:00:00.0| 1848.1M|
|    13.78%|        0| -27.931|-7072.757|   0:00:01.0| 1848.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.931  TNS Slack -7072.757 Density 13.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 287 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
*** Starting refinePlace (0:57:04 mem=1848.1M) ***
Total net bbox length = 1.273e+06 (6.687e+05 6.047e+05) (ext = 1.150e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1848.1MB
Summary Report:
Instances move: 0 (out of 39812 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.273e+06 (6.687e+05 6.047e+05) (ext = 1.150e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1848.1MB
*** Finished refinePlace (0:57:04 mem=1848.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1848.1M)


Density : 0.1378
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1848.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1699.34M, totSessionCpu=0:57:05).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45514  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45514 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 287 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.972600e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45227 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 1.325338e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156968
[NR-eagl] Layer2(M2)(V) length: 3.565853e+05um, number of vias: 219513
[NR-eagl] Layer3(M3)(H) length: 4.596794e+05um, number of vias: 17972
[NR-eagl] Layer4(M4)(V) length: 2.041845e+05um, number of vias: 8125
[NR-eagl] Layer5(M5)(H) length: 2.306398e+05um, number of vias: 3573
[NR-eagl] Layer6(M6)(V) length: 7.595945e+04um, number of vias: 1901
[NR-eagl] Layer7(M7)(H) length: 2.922194e+04um, number of vias: 2300
[NR-eagl] Layer8(M8)(V) length: 3.340250e+04um, number of vias: 0
[NR-eagl] Total length: 1.389673e+06um, number of vias: 410352
[NR-eagl] End Peak syMemory usage = 1675.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.23 seconds
Extraction called for design 'fullchip' of instances=39815 and nets=47098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1667.898M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1759 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1759.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |     7   |     6   |      6  |     0   |     0   |     0   |     0   | -28.29 |          0|          0|          0|  13.78  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.29 |          3|          0|          4|  13.78  |   0:00:00.0|    1835.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.29 |          0|          0|          0|  13.78  |   0:00:00.0|    1835.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 196 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1835.3M) ***

*** Starting refinePlace (0:57:28 mem=1867.3M) ***
Total net bbox length = 1.273e+06 (6.687e+05 6.048e+05) (ext = 1.150e+05)
Move report: Detail placement moves 2 insts, mean move: 1.70 um, max move: 2.80 um
	Max move on inst (core_instance/FE_OFC9545_qmem_out_33_): (620.00, 1066.60) --> (619.00, 1068.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1867.3MB
Summary Report:
Instances move: 2 (out of 39815 movable)
Mean displacement: 1.70 um
Max displacement: 2.80 um (Instance: core_instance/FE_OFC9545_qmem_out_33_) (620, 1066.6) -> (619, 1068.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.273e+06 (6.687e+05 6.048e+05) (ext = 1.150e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1867.3MB
*** Finished refinePlace (0:57:28 mem=1867.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1867.3M)


Density : 0.1378
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1867.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.931 -> -28.286 (bump = 0.355)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.286 TNS Slack -7137.142 Density 13.78
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.286|  -28.286|-7135.586|-7137.142|    13.78%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.237|  -28.237|-7134.623|-7136.179|    13.78%|   0:00:01.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.228|  -28.228|-7134.447|-7136.004|    13.78%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.219|  -28.219|-7134.261|-7135.818|    13.78%|   0:00:01.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.217|  -28.217|-7134.235|-7135.792|    13.79%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.208|  -28.208|-7134.037|-7135.594|    13.79%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.194|  -28.194|-7133.936|-7135.492|    13.79%|   0:00:01.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.168|  -28.168|-7133.400|-7134.956|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.161|  -28.161|-7133.298|-7134.854|    13.79%|   0:00:02.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.147|  -28.147|-7133.070|-7134.626|    13.79%|   0:00:01.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.137|  -28.137|-7132.916|-7134.473|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.137|  -28.137|-7132.900|-7134.457|    13.79%|   0:00:06.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.137|  -28.137|-7133.868|-7135.425|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=1847.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.043|  -28.137|  -3.233|-7135.425|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/E                                       |
|  -0.018|  -28.137|  -0.211|-7133.871|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.002|  -28.137|  -0.002|-7133.869|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
|   0.000|  -28.137|   0.000|-7133.806|    13.79%|   0:00:01.0| 1847.3M|        NA|       NA| NA                                                 |
|   0.000|  -28.137|   0.000|-7133.806|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1847.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.5 real=0:00:13.0 mem=1847.3M) ***
** GigaOpt Optimizer WNS Slack -28.137 TNS Slack -7133.806 Density 13.79
*** Starting refinePlace (0:57:46 mem=1847.3M) ***
Total net bbox length = 1.273e+06 (6.687e+05 6.048e+05) (ext = 1.154e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1847.3MB
Summary Report:
Instances move: 0 (out of 39835 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.273e+06 (6.687e+05 6.048e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1847.3MB
*** Finished refinePlace (0:57:47 mem=1847.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1847.3M)


Density : 0.1379
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1847.3M) ***
** GigaOpt Optimizer WNS Slack -28.137 TNS Slack -7133.806 Density 13.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.6 real=0:00:14.0 mem=1847.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.931 -> -28.137 (bump = 0.206)
Begin: GigaOpt nonLegal postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.137 TNS Slack -7133.806 Density 13.79
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.137|  -28.137|-7133.806|-7133.806|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.118|  -28.118|-7133.106|-7133.106|    13.79%|   0:00:01.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.114|  -28.114|-7133.386|-7133.386|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.123|  -28.123|-7133.111|-7133.111|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.114|  -28.114|-7133.375|-7133.375|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.123|  -28.123|-7133.084|-7133.084|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.107|  -28.107|-7133.305|-7133.305|    13.79%|   0:00:00.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.099|  -28.099|-7133.297|-7133.297|    13.79%|   0:00:01.0| 1847.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.098|  -28.098|-7133.275|-7133.275|    13.79%|   0:00:00.0| 1849.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.098|  -28.098|-7133.281|-7133.281|    13.79%|   0:00:00.0| 1849.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=1849.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=1849.3M) ***
** GigaOpt Optimizer WNS Slack -28.098 TNS Slack -7133.281 Density 13.79
*** Starting refinePlace (0:57:55 mem=1849.3M) ***
Total net bbox length = 1.274e+06 (6.687e+05 6.048e+05) (ext = 1.154e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1857.9MB
Summary Report:
Instances move: 0 (out of 39837 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.274e+06 (6.687e+05 6.048e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1857.9MB
*** Finished refinePlace (0:57:56 mem=1857.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1857.9M)


Density : 0.1379
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1857.9M) ***
** GigaOpt Optimizer WNS Slack -28.098 TNS Slack -7133.281 Density 13.79
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.098|  -28.098|-7133.281|-7133.281|    13.79%|   0:00:00.0| 1857.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.099|  -28.099|-7133.301|-7133.301|    13.79%|   0:00:02.0| 1857.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1857.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1857.9M) ***
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.301 Density 13.79
*** Starting refinePlace (0:57:59 mem=1857.9M) ***
Total net bbox length = 1.274e+06 (6.687e+05 6.048e+05) (ext = 1.154e+05)
Move report: Detail placement moves 35 insts, mean move: 1.65 um, max move: 5.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC9575_n6710): (772.00, 341.20) --> (770.40, 344.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1857.9MB
Summary Report:
Instances move: 35 (out of 39837 movable)
Mean displacement: 1.65 um
Max displacement: 5.20 um (Instance: core_instance/sfp_instance/FE_OCPC9575_n6710) (772, 341.2) -> (770.4, 344.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.274e+06 (6.688e+05 6.048e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1857.9MB
*** Finished refinePlace (0:58:00 mem=1857.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1857.9M)


Density : 0.1379
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1857.9M) ***
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.301 Density 13.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:09.0 mem=1857.9M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -27.931 -> -28.099 (bump = 0.168)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.301 Density 13.79
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.099|  -28.099|-7133.301|-7133.301|    13.79%|   0:00:00.0| 1857.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.099|  -28.099|-7133.327|-7133.327|    13.79%|   0:00:11.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1866.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:11.0 mem=1866.4M) ***
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.327 Density 13.79
*** Starting refinePlace (0:58:17 mem=1866.4M) ***
Total net bbox length = 1.274e+06 (6.688e+05 6.048e+05) (ext = 1.154e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1866.4MB
Summary Report:
Instances move: 0 (out of 39838 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.274e+06 (6.688e+05 6.048e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1866.4MB
*** Finished refinePlace (0:58:17 mem=1866.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1866.4M)


Density : 0.1379
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1866.4M) ***
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.327 Density 13.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:13.0 mem=1866.4M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.053%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1832.0M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7133.327 Density 13.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.099|  -28.099|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:04.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.100|  -28.100|-7133.327|-7133.327|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.100|  -28.100|-7129.383|-7129.383|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -28.100|  -28.100|-7129.158|-7129.158|    13.79%|   0:00:01.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -28.100|  -28.100|-7125.852|-7125.852|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
| -28.099|  -28.099|-7125.851|-7125.851|    13.79%|   0:00:00.0| 1866.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.2 real=0:00:12.0 mem=1866.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.3 real=0:00:12.0 mem=1866.4M) ***
** GigaOpt Optimizer WNS Slack -28.099 TNS Slack -7125.851 Density 13.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.8 real=0:00:13.0 mem=1866.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:31:04, real = 0:31:00, mem = 1698.5M, totSessionCpu=0:58:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1698.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1698.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1706.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1706.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.099 | -28.099 |  0.000  |
|           TNS (ns):| -7125.9 | -7125.9 |  0.000  |
|    Violating Paths:|  3147   |  3147   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.789%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1706.5M
Info: 130 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.10MB/1383.10MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.10MB/1383.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.10MB/1383.10MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 01:35:27 (2025-Mar-18 08:35:27 GMT)
2025-Mar-18 01:35:27 (2025-Mar-18 08:35:27 GMT): 10%
2025-Mar-18 01:35:27 (2025-Mar-18 08:35:27 GMT): 20%
2025-Mar-18 01:35:27 (2025-Mar-18 08:35:27 GMT): 30%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 40%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 50%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 60%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 70%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 80%
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT): 90%

Finished Levelizing
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT)

Starting Activity Propagation
2025-Mar-18 01:35:28 (2025-Mar-18 08:35:28 GMT)
2025-Mar-18 01:35:29 (2025-Mar-18 08:35:29 GMT): 10%
2025-Mar-18 01:35:29 (2025-Mar-18 08:35:29 GMT): 20%

Finished Activity Propagation
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1384.74MB/1384.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT)
 ... Calculating switching power
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT): 10%
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT): 20%
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT): 30%
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT): 40%
2025-Mar-18 01:35:30 (2025-Mar-18 08:35:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 01:35:32 (2025-Mar-18 08:35:32 GMT): 60%
2025-Mar-18 01:35:35 (2025-Mar-18 08:35:35 GMT): 70%
2025-Mar-18 01:35:38 (2025-Mar-18 08:35:38 GMT): 80%
2025-Mar-18 01:35:39 (2025-Mar-18 08:35:39 GMT): 90%

Finished Calculating power
2025-Mar-18 01:35:40 (2025-Mar-18 08:35:40 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:09, mem(process/total)=1384.84MB/1384.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.84MB/1384.84MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1384.84MB/1384.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 01:35:40 (2025-Mar-18 08:35:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.35313423 	   64.3264%
Total Switching Power:      58.36470380 	   34.6496%
Total Leakage Power:         1.72475713 	    1.0239%
Total Power:               168.44259478
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.99       3.567      0.3084       49.86        29.6
Macro                                  0       1.382           0       1.382      0.8207
IO                                     0           0     7.6e-07     7.6e-07   4.512e-07
Combinational                      62.05       53.42       1.415       116.9       69.39
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1873
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.4       58.36       1.725       168.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.4       58.36       1.725       168.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1873
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1873
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.5145
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.73781e-10 F
* 		Total instances in design: 39841
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1385.09MB/1385.09MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -28.099  TNS Slack -7125.851 Density 13.79
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    13.79%|        -| -28.099|-7125.851|   0:00:00.0| 1849.6M|
|    13.79%|        0| -28.100|-7125.852|   0:00:04.0| 1849.6M|
|    13.79%|       22| -28.100|-7125.434|   0:00:36.0| 1849.6M|
|    13.79%|        3| -28.100|-7125.432|   0:00:04.0| 1849.6M|
|    13.78%|     1776| -28.098|-7122.264|   0:00:13.0| 1853.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -28.098  TNS Slack -7122.264 Density 13.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:59.1) (real = 0:00:59.0) **
Executing incremental physical updates
*** Starting refinePlace (0:59:51 mem=1819.2M) ***
Total net bbox length = 1.274e+06 (6.689e+05 6.048e+05) (ext = 1.154e+05)
Move report: Detail placement moves 85 insts, mean move: 0.62 um, max move: 4.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1943): (569.20, 1097.20) --> (567.00, 1099.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1819.2MB
Summary Report:
Instances move: 85 (out of 39835 movable)
Mean displacement: 0.62 um
Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1943) (569.2, 1097.2) -> (567, 1099)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
Total net bbox length = 1.274e+06 (6.689e+05 6.048e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1819.2MB
*** Finished refinePlace (0:59:52 mem=1819.2M) ***
Checking setup slack degradation ...
Info: 130 clock nets excluded from IPO operation.
Info: 130 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.098|  -28.098|-7122.264|-7122.264|    13.78%|   0:00:00.0| 1853.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1853.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1853.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1446.65MB/1446.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1446.65MB/1446.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1446.65MB/1446.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 01:36:49 (2025-Mar-18 08:36:49 GMT)
2025-Mar-18 01:36:49 (2025-Mar-18 08:36:49 GMT): 10%
2025-Mar-18 01:36:49 (2025-Mar-18 08:36:49 GMT): 20%
2025-Mar-18 01:36:49 (2025-Mar-18 08:36:49 GMT): 30%
2025-Mar-18 01:36:49 (2025-Mar-18 08:36:49 GMT): 40%
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 50%
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 60%
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 70%
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 80%
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 90%

Finished Levelizing
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT)

Starting Activity Propagation
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT)
2025-Mar-18 01:36:50 (2025-Mar-18 08:36:50 GMT): 10%
2025-Mar-18 01:36:51 (2025-Mar-18 08:36:51 GMT): 20%

Finished Activity Propagation
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1446.65MB/1446.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT)
 ... Calculating switching power
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT): 10%
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT): 20%
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT): 30%
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT): 40%
2025-Mar-18 01:36:52 (2025-Mar-18 08:36:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 01:36:54 (2025-Mar-18 08:36:54 GMT): 60%
2025-Mar-18 01:36:57 (2025-Mar-18 08:36:57 GMT): 70%
2025-Mar-18 01:37:00 (2025-Mar-18 08:37:00 GMT): 80%
2025-Mar-18 01:37:01 (2025-Mar-18 08:37:01 GMT): 90%

Finished Calculating power
2025-Mar-18 01:37:02 (2025-Mar-18 08:37:02 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1446.65MB/1446.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1446.65MB/1446.65MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1446.65MB/1446.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 01:37:02 (2025-Mar-18 08:37:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.16112146 	   64.3210%
Total Switching Power:      58.28322837 	   34.6598%
Total Leakage Power:         1.71385760 	    1.0192%
Total Power:               168.15820696
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                            46       3.553      0.3083       49.86       29.65
Macro                                  0       1.381           0       1.381      0.8212
IO                                     0           0     7.6e-07     7.6e-07    4.52e-07
Combinational                      61.85       53.35       1.404       116.6       69.34
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1876
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.2       58.28       1.714       168.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.2       58.28       1.714       168.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.5138
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.73199e-10 F
* 		Total instances in design: 39838
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1446.65MB/1446.65MB)

*** Finished Leakage Power Optimization (cpu=0:01:21, real=0:01:21, mem=1698.78M, totSessionCpu=1:00:12).
Extraction called for design 'fullchip' of instances=39838 and nets=47121 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1671.938M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1758.09 CPU=0:00:07.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1758.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.54MB/1395.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.54MB/1395.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.54MB/1395.54MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-18 01:37:15 (2025-Mar-18 08:37:15 GMT)
2025-Mar-18 01:37:15 (2025-Mar-18 08:37:15 GMT): 10%
2025-Mar-18 01:37:16 (2025-Mar-18 08:37:16 GMT): 20%

Finished Activity Propagation
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1396.54MB/1396.54MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT)
 ... Calculating switching power
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT): 10%
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT): 20%
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT): 30%
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT): 40%
2025-Mar-18 01:37:17 (2025-Mar-18 08:37:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 01:37:19 (2025-Mar-18 08:37:19 GMT): 60%
2025-Mar-18 01:37:22 (2025-Mar-18 08:37:22 GMT): 70%
2025-Mar-18 01:37:25 (2025-Mar-18 08:37:25 GMT): 80%
2025-Mar-18 01:37:26 (2025-Mar-18 08:37:26 GMT): 90%

Finished Calculating power
2025-Mar-18 01:37:26 (2025-Mar-18 08:37:26 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1396.54MB/1396.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1396.54MB/1396.54MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1396.54MB/1396.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 01:37:26 (2025-Mar-18 08:37:26 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      108.16112153 	   64.3210%
Total Switching Power:      58.28322837 	   34.6598%
Total Leakage Power:         1.71385760 	    1.0192%
Total Power:               168.15820704
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                            46       3.553      0.3083       49.86       29.65
Macro                                  0       1.381           0       1.381      0.8212
IO                                     0           0     7.6e-07     7.6e-07    4.52e-07
Combinational                      61.85       53.35       1.404       116.6       69.34
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1876
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              108.2       58.28       1.714       168.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      108.2       58.28       1.714       168.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total leakage power = 1.71386 mW
Cell usage statistics:  
Library tcbn65gpluswc , 39835 cells ( 100.000000%) , 1.71386 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1396.95MB/1396.95MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:33:06, real = 0:33:02, mem = 1697.8M, totSessionCpu=1:00:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1697.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1697.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1707.8M
** Profile ** Total reports :  cpu=0:00:02.4, mem=1699.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1699.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.096 | -28.096 |  0.002  |
|           TNS (ns):| -7121.9 | -7121.9 |  0.000  |
|    Violating Paths:|  3090   |  3090   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    104 (104)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.776%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1699.8M
**optDesign ... cpu = 0:33:10, real = 0:33:06, mem = 1697.8M, totSessionCpu=1:00:41 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:40:56, real = 0:40:52, mem = 1626.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 66 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 88528 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3388 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 6178 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 9221 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 27082 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 134397 filler insts added - prefix FILLER (CPU: 0:00:01.8).
For 134397 new insts, 134397 new pwr-pin connections were made to global net 'VDD'.
134397 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 174235 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1672.6M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5184 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1674.9M, init mem=1674.9M)
*info: Placed = 174235         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.60%(1276200/1281377)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.4; mem=1674.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45537  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45537 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 188 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.544020e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45349 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.330011e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 157014
[NR-eagl] Layer2(M2)(V) length: 3.580610e+05um, number of vias: 219711
[NR-eagl] Layer3(M3)(H) length: 4.601990e+05um, number of vias: 17837
[NR-eagl] Layer4(M4)(V) length: 2.045929e+05um, number of vias: 7904
[NR-eagl] Layer5(M5)(H) length: 2.305188e+05um, number of vias: 3320
[NR-eagl] Layer6(M6)(V) length: 7.620199e+04um, number of vias: 1626
[NR-eagl] Layer7(M7)(H) length: 2.911518e+04um, number of vias: 2014
[NR-eagl] Layer8(M8)(V) length: 3.130681e+04um, number of vias: 0
[NR-eagl] Total length: 1.389996e+06um, number of vias: 409426
[NR-eagl] End Peak syMemory usage = 1701.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.13 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (2:36:21 mem=1766.8M) ***
Total net bbox length = 1.265e+06 (6.633e+05 6.018e+05) (ext = 1.154e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.633e+05 6.018e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1766.8MB
*** Finished refinePlace (2:36:21 mem=1766.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.2,1.042)             3
      [1.042,1.884)           0
      [1.884,2.726)           0
      [2.726,3.568)           1
      [3.568,4.41)            5
      [4.41,5.252)            1
      [5.252,6.094)           4
      [6.094,6.936)           3
      [6.936,7.778)           2
      [7.778,8.62)            1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired               Achieved              Node
                       location              location              
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
          8.62         (509.707,685.717)     (513.293,680.683)     ccl clock buffer, uid:A194c7 (a lib_cell CKBD16) at (510.200,679.600), in power domain auto-default
          7.2          (433.892,432.283)     (433.892,425.082)     ccl clock buffer, uid:A1938d (a lib_cell CKBD16) at (430.800,424.000), in power domain auto-default
          7.2          (578.692,1008.283)    (578.692,1001.082)    ccl clock buffer, uid:A19780 (a lib_cell CKBD16) at (575.600,1000.000), in power domain auto-default
          6.35         (706.107,700.117)     (706.692,705.883)     ccl clock buffer, uid:A19788 (a lib_cell CKBD16) at (703.600,704.800), in power domain auto-default
          6.35         (551.492,695.082)     (550.908,689.317)     ccl clock buffer, uid:A194cd (a lib_cell CKBD16) at (548.400,688.600), in power domain auto-default
          6.35         (509.707,685.717)     (510.293,691.482)     ccl clock buffer, uid:A194c3 (a lib_cell CKBD16) at (507.200,690.400), in power domain auto-default
          5.62         (706.107,700.117)     (706.692,695.082)     ccl clock buffer, uid:A1978b (a lib_cell CKBD16) at (703.600,694.000), in power domain auto-default
          5.6          (700.308,757.717)     (705.908,757.717)     ccl clock buffer, uid:A1978c (a lib_cell CKBD16) at (703.400,757.000), in power domain auto-default
          5.4          (640.707,106.118)     (638.908,102.517)     ccl clock buffer, uid:A19676 (a lib_cell CKBD16) at (636.400,101.800), in power domain auto-default
          5.35         (430.308,433.717)     (433.493,435.882)     ccl clock buffer, uid:A19393 (a lib_cell CKBD16) at (430.400,434.800), in power domain auto-default
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.280pF, total=5.024pF
      wire lengths   : top=0.000um, trunk=4926.907um, leaf=23128.540um, total=28055.448um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.095),top(nil), margined worst slew is leaf(0.099),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.264, max=0.381, avg=0.341, sd=0.026], skew [0.117 vs 0.057*, 68.9% {0.317, 0.345, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.109)
    Clock network insertion delays are now [0.264ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=174207 and nets=50968 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1701.602M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=101, i=0, cg=0, l=0, total=101
  Rebuilding timing graph   cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.755pF, leaf=4.324pF, total=5.079pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4926.907um, leaf=23128.540um, total=28055.448um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
    skew_group clk/CON: insertion delay [min=0.267, max=0.382, avg=0.342, sd=0.026], skew [0.115 vs 0.057*, 70.5% {0.318, 0.346, 0.375}] (wid=0.055 ws=0.028) (gid=0.338 gs=0.108)
  Clock network insertion delays are now [0.267ns, 0.382ns] average 0.342ns std.dev 0.026ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.324pF, total=5.078pF
      wire lengths   : top=0.000um, trunk=4921.482um, leaf=23128.540um, total=28050.023um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.381, avg=0.341, sd=0.026], skew [0.115 vs 0.057*, 70.4% {0.317, 0.346, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.108)
    Clock network insertion delays are now [0.266ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.324pF, total=5.078pF
      wire lengths   : top=0.000um, trunk=4921.482um, leaf=23128.540um, total=28050.023um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.381, avg=0.341, sd=0.026], skew [0.115 vs 0.057*, 70.4% {0.317, 0.346, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.108)
    Clock network insertion delays are now [0.266ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.324pF, total=5.078pF
      wire lengths   : top=0.000um, trunk=4921.482um, leaf=23128.540um, total=28050.023um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.381, avg=0.341, sd=0.026], skew [0.115 vs 0.057*, 70.4% {0.317, 0.346, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.108)
    Clock network insertion delays are now [0.266ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.324pF, total=5.078pF
      wire lengths   : top=0.000um, trunk=4921.482um, leaf=23128.540um, total=28050.023um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.381, avg=0.341, sd=0.026], skew [0.115 vs 0.057*, 70.4% {0.317, 0.346, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.108)
    Clock network insertion delays are now [0.266ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.673pF, total=5.223pF
      wire capacitance : top=0.000pF, trunk=0.754pF, leaf=4.324pF, total=5.078pF
      wire lengths   : top=0.000um, trunk=4921.482um, leaf=23128.540um, total=28050.023um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.381, avg=0.341, sd=0.026], skew [0.115 vs 0.057*, 70.4% {0.317, 0.346, 0.374}] (wid=0.054 ws=0.028) (gid=0.338 gs=0.108)
    Clock network insertion delays are now [0.266ns, 0.381ns] average 0.341ns std.dev 0.026ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=1008.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1008.000um^2
      gate capacitance : top=0.000pF, trunk=0.544pF, leaf=4.673pF, total=5.217pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.324pF, total=5.062pF
      wire lengths   : top=0.000um, trunk=4827.705um, leaf=23128.540um, total=27956.245um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.375, avg=0.337, sd=0.025], skew [0.109 vs 0.057*, 78.8% {0.314, 0.343, 0.371}] (wid=0.057 ws=0.030) (gid=0.327 gs=0.097)
    Clock network insertion delays are now [0.266ns, 0.375ns] average 0.337ns std.dev 0.025ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=1008.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1008.000um^2
      gate capacitance : top=0.000pF, trunk=0.544pF, leaf=4.673pF, total=5.217pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.324pF, total=5.062pF
      wire lengths   : top=0.000um, trunk=4827.705um, leaf=23128.540um, total=27956.245um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.095),top(nil), margined worst slew is leaf(0.100),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.375, avg=0.337, sd=0.025], skew [0.109 vs 0.057*, 78.8% {0.314, 0.343, 0.371}] (wid=0.057 ws=0.030) (gid=0.327 gs=0.097)
    Clock network insertion delays are now [0.266ns, 0.375ns] average 0.337ns std.dev 0.025ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 402 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=1008.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1008.000um^2
      gate capacitance : top=0.000pF, trunk=0.544pF, leaf=4.673pF, total=5.217pF
      wire capacitance : top=0.000pF, trunk=0.737pF, leaf=4.326pF, total=5.062pF
      wire lengths   : top=0.000um, trunk=4819.132um, leaf=23144.705um, total=27963.838um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.093),top(nil), margined worst slew is leaf(0.102),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.266, max=0.370, avg=0.336, sd=0.025], skew [0.104 vs 0.057*, 79.3% {0.314, 0.342, 0.370}] (wid=0.053 ws=0.027) (gid=0.326 gs=0.096)
    Clock network insertion delays are now [0.266ns, 0.370ns] average 0.336ns std.dev 0.025ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=100, i=0, cg=0, l=0, total=100
          cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
          gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
          wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
          wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
          sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=100, i=0, cg=0, l=0, total=100
    cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
    gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
    wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
    wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
    sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
  Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=100, i=0, cg=0, l=0, total=100
          cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
          gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
          wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
          wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
          sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.063pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=174206 and nets=50967 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1701.605M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=100, i=0, cg=0, l=0, total=100
  Rebuilding timing graph   cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.064pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
  Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=766.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=766.440um^2
      gate capacitance : top=0.000pF, trunk=0.419pF, leaf=4.673pF, total=5.092pF
      wire capacitance : top=0.000pF, trunk=0.738pF, leaf=4.325pF, total=5.064pF
      wire lengths   : top=0.000um, trunk=4828.145um, leaf=23141.555um, total=27969.700um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.323, max=0.376, avg=0.361, sd=0.008], skew [0.053 vs 0.057, 99.1% {0.334, 0.362, 0.376}] (wid=0.051 ws=0.027) (gid=0.345 gs=0.059)
    Clock network insertion delays are now [0.323ns, 0.376ns] average 0.361ns std.dev 0.008ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.092pF fall=5.075pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.080pF fall=5.064pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=744.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=744.480um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.673pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.325pF, total=5.064pF
      wire lengths   : top=0.000um, trunk=4830.270um, leaf=23141.710um, total=27971.980um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.330, max=0.380, avg=0.363, sd=0.009], skew [0.050 vs 0.057, 98.8% {0.335, 0.363, 0.380}] (wid=0.051 ws=0.027) (gid=0.349 gs=0.053)
    Clock network insertion delays are now [0.330ns, 0.380ns] average 0.363ns std.dev 0.009ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3764.86 -> 3800}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.325pF, total=5.064pF
      wire lengths   : top=0.000um, trunk=4829.115um, leaf=23141.710um, total=27970.825um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.372, avg=0.355, sd=0.009], skew [0.050 vs 0.057, 98.8% {0.327, 0.355, 0.372}] (wid=0.051 ws=0.026) (gid=0.341 gs=0.053)
    Clock network insertion delays are now [0.322ns, 0.372ns] average 0.355ns std.dev 0.009ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.325pF, total=5.064pF
      wire lengths   : top=0.000um, trunk=4829.115um, leaf=23141.710um, total=27970.825um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.372, avg=0.355, sd=0.009], skew [0.050 vs 0.057, 98.8% {0.327, 0.355, 0.372}] (wid=0.051 ws=0.026) (gid=0.341 gs=0.053)
    Clock network insertion delays are now [0.322ns, 0.372ns] average 0.355ns std.dev 0.009ns
  Improving insertion delay done.
  Total capacitance is (rise=10.145pF fall=10.129pF), of which (rise=5.064pF fall=5.064pF) is wire, and (rise=5.081pF fall=5.065pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (2:36:42 mem=1766.8M) ***
Total net bbox length = 1.265e+06 (6.633e+05 6.017e+05) (ext = 1.154e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.633e+05 6.017e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1766.8MB
*** Finished refinePlace (2:36:42 mem=1766.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (2:36:42 mem=1766.8M) ***
Total net bbox length = 1.265e+06 (6.633e+05 6.017e+05) (ext = 1.154e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.633e+05 6.017e+05) (ext = 1.154e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1766.8MB
*** Finished refinePlace (2:36:42 mem=1766.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       101 (unrouted=101, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45407 (unrouted=0, trialRouted=45407, noStatus=0, routed=0, fixed=0)
(Not counting 5459 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=174206 and nets=50967 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1768.379M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 101 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 101 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 18 09:29:25 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50965 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1938a core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19390 core_instance/sfp_instance/FE_OFC1085_fifo_out_145_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19391 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U7. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19396 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19396 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19397 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19397 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U7. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19679 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19679 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19781 core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1759. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19784 core_instance/FE_OCPC7302_fifo_out_0_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19784 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19785 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19785 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19788 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U7. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19788 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U7. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1978e core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U7. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19790 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19791 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19792 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 141 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1432.18 (MB), peak = 1804.88 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 18 09:29:56 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 18 09:29:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5418         681      170940    93.50%
#  Metal 2        V        5552         748      170940    11.76%
#  Metal 3        H        5512         587      170940     9.66%
#  Metal 4        V        5811         489      170940    10.32%
#  Metal 5        H        6099           0      170940     0.04%
#  Metal 6        V        6299           1      170940     0.04%
#  Metal 7        H        1237         286      170940     7.63%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37503       7.40%  1367520    16.62%
#
#  101 nets (0.20%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1447.00 (MB), peak = 1804.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1611.80 (MB), peak = 1804.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1611.93 (MB), peak = 1804.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5459 (skipped).
#Total number of selected nets for routing = 101.
#Total number of unselected nets (but routable) for routing = 45407 (skipped).
#Total number of nets in the design = 50967.
#
#45407 skipped nets do not have any wires.
#101 routable nets have only global wires.
#101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                101               0  
#------------------------------------------------
#        Total                101               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                101                192           45215  
#-------------------------------------------------------------------
#        Total                101                192           45215  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 101
#Total wire length = 27846 um.
#Total half perimeter of net bounding box = 13219 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER M3 = 16775 um.
#Total wire length on LAYER M4 = 10843 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13246
#Up-Via Summary (total 13246):
#           
#-----------------------
#  Metal 1         5381
#  Metal 2         4703
#  Metal 3         3160
#  Metal 4            2
#-----------------------
#                 13246 
#
#Total number of involved priority nets 101
#Maximum src to sink distance for priority net 554.1
#Average of max src_to_sink distance for priority net 116.8
#Average of ave src_to_sink distance for priority net 71.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1612.33 (MB), peak = 1804.88 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.89 (MB), peak = 1804.88 (MB)
#Start Track Assignment.
#Done with 3627 horizontal wires in 4 hboxes and 2352 vertical wires in 4 hboxes.
#Done with 38 horizontal wires in 4 hboxes and 11 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 101
#Total wire length = 30745 um.
#Total half perimeter of net bounding box = 13219 um.
#Total wire length on LAYER M1 = 2927 um.
#Total wire length on LAYER M2 = 2 um.
#Total wire length on LAYER M3 = 16704 um.
#Total wire length on LAYER M4 = 10888 um.
#Total wire length on LAYER M5 = 224 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13246
#Up-Via Summary (total 13246):
#           
#-----------------------
#  Metal 1         5381
#  Metal 2         4703
#  Metal 3         3160
#  Metal 4            2
#-----------------------
#                 13246 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1462.66 (MB), peak = 1804.88 (MB)
#
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 61.45 (MB)
#Total memory = 1462.70 (MB)
#Peak memory = 1804.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.12 (MB), peak = 1804.88 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.13 (MB), peak = 1804.88 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1482.15 (MB), peak = 1804.88 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1482.15 (MB), peak = 1804.88 (MB)
#    completing 50% with 1 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1482.15 (MB), peak = 1804.88 (MB)
#    completing 60% with 1 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1480.59 (MB), peak = 1804.88 (MB)
#    completing 70% with 1 violations
#    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1480.75 (MB), peak = 1804.88 (MB)
#    completing 80% with 14 violations
#    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1477.59 (MB), peak = 1804.88 (MB)
#    completing 90% with 14 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1484.19 (MB), peak = 1804.88 (MB)
#    completing 100% with 14 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1484.29 (MB), peak = 1804.88 (MB)
# ECO: 3.4% of the total area was rechecked for DRC, and 11.7% required routing.
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0        1        0        1
#	M2           11        0        1       12
#	M3            0        0        0        0
#	M4            0        1        0        1
#	Totals       11        2        1       14
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1484.29 (MB), peak = 1804.88 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.93 (MB), peak = 1804.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 101
#Total wire length = 28881 um.
#Total half perimeter of net bounding box = 13219 um.
#Total wire length on LAYER M1 = 27 um.
#Total wire length on LAYER M2 = 1392 um.
#Total wire length on LAYER M3 = 15415 um.
#Total wire length on LAYER M4 = 11823 um.
#Total wire length on LAYER M5 = 223 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15081
#Total number of multi-cut vias = 97 (  0.6%)
#Total number of single cut vias = 14984 ( 99.4%)
#Up-Via Summary (total 15081):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5265 ( 98.2%)        97 (  1.8%)       5362
#  Metal 2        5106 (100.0%)         0 (  0.0%)       5106
#  Metal 3        4607 (100.0%)         0 (  0.0%)       4607
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14984 ( 99.4%)        97 (  0.6%)      15081 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -4.30 (MB)
#Total memory = 1458.40 (MB)
#Peak memory = 1804.88 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -4.30 (MB)
#Total memory = 1458.40 (MB)
#Peak memory = 1804.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:23
#Elapsed time = 00:01:23
#Increased memory = 44.68 (MB)
#Total memory = 1424.40 (MB)
#Peak memory = 1804.88 (MB)
#Number of warnings = 50
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 18 09:30:48 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 101 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          76
       100.000     200.000          15
       200.000     300.000           3
       300.000     400.000           3
       400.000     500.000           3
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          10
        0.000     10.000          35
       10.000     20.000          20
       20.000     30.000          10
       30.000     40.000          10
       40.000     50.000           6
       50.000     60.000           6
       60.000     70.000           3
       70.000     80.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_7 (90 terminals)
    Guided length:  max path =    71.998um, total =   350.118um
    Routed length:  max path =   122.600um, total =   417.460um
    Deviation:      max path =    70.284%,  total =    19.234%

    Net core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_14 (70 terminals)
    Guided length:  max path =    45.445um, total =   259.718um
    Routed length:  max path =    76.600um, total =   297.640um
    Deviation:      max path =    68.555%,  total =    14.601%

    Net core_instance/mac_array_instance/CTS_59 (71 terminals)
    Guided length:  max path =    65.350um, total =   249.225um
    Routed length:  max path =   107.600um, total =   289.960um
    Deviation:      max path =    64.652%,  total =    16.345%

    Net core_instance/CTS_95 (66 terminals)
    Guided length:  max path =    84.695um, total =   303.827um
    Routed length:  max path =   136.200um, total =   326.280um
    Deviation:      max path =    60.812%,  total =     7.390%

    Net core_instance/ofifo_inst/CTS_49 (100 terminals)
    Guided length:  max path =    82.788um, total =   379.783um
    Routed length:  max path =   131.200um, total =   451.180um
    Deviation:      max path =    58.478%,  total =    18.800%

    Net core_instance/CTS_109 (92 terminals)
    Guided length:  max path =    85.915um, total =   383.923um
    Routed length:  max path =   132.400um, total =   435.340um
    Deviation:      max path =    54.106%,  total =    13.393%

    Net core_instance/ofifo_inst/CTS_47 (92 terminals)
    Guided length:  max path =    87.328um, total =   365.680um
    Routed length:  max path =   132.800um, total =   413.780um
    Deviation:      max path =    52.071%,  total =    13.154%

    Net core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_4 (101 terminals)
    Guided length:  max path =    79.547um, total =   397.085um
    Routed length:  max path =   120.800um, total =   461.740um
    Deviation:      max path =    51.859%,  total =    16.282%

    Net core_instance/ofifo_inst/CTS_48 (85 terminals)
    Guided length:  max path =    72.155um, total =   318.535um
    Routed length:  max path =   108.400um, total =   348.740um
    Deviation:      max path =    50.232%,  total =     9.482%

    Net core_instance/CTS_100 (77 terminals)
    Guided length:  max path =    73.058um, total =   328.445um
    Routed length:  max path =   107.200um, total =   377.440um
    Deviation:      max path =    46.734%,  total =    14.917%

Set FIXED routing status on 101 net(s)
Set FIXED placed status on 100 instance(s)
Net route status summary:
  Clock:       101 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=101)
  Non-clock: 45407 (unrouted=45407, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5459 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 101  numPreroutedWires = 15835
[NR-eagl] Read numTotalNets=45508  numIgnoredNets=101
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45407 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 187 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.542580e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45220 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 1.287540e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.720000e+01um, number of vias: 156937
[NR-eagl] Layer2(M2)(V) length: 3.421702e+05um, number of vias: 214947
[NR-eagl] Layer3(M3)(H) length: 4.473932e+05um, number of vias: 22566
[NR-eagl] Layer4(M4)(V) length: 2.085317e+05um, number of vias: 8352
[NR-eagl] Layer5(M5)(H) length: 2.361338e+05um, number of vias: 3387
[NR-eagl] Layer6(M6)(V) length: 8.116733e+04um, number of vias: 1610
[NR-eagl] Layer7(M7)(H) length: 2.939498e+04um, number of vias: 1992
[NR-eagl] Layer8(M8)(V) length: 3.060538e+04um, number of vias: 0
[NR-eagl] Total length: 1.375424e+06um, number of vias: 409791
End of congRepair (cpu=0:00:03.1, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=174206 and nets=50967 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1738.902M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.076        0.076      1.002       0.012        0.012      1.000      0.996         1.003
    S->S Wire Len.       um        173.066      174.886      1.011     189.118      190.023      1.000      1.005         0.995
    S->S Wire Res.       Ohm       196.539      198.380      1.009     205.719      207.109      1.000      1.007         0.993
    S->S Wire Res./um    Ohm         1.391        1.320      0.949       0.724        0.596      0.985      0.811         1.196
    Total Wire Len.      um        322.335      324.100      1.005     224.715      225.135      1.000      1.002         0.998
    Trans. Time          ns          0.065        0.065      1.000       0.028        0.028      1.000      1.001         0.999
    Wire Cap.            fF         44.792       44.772      1.000      28.955       28.974      1.000      1.001         0.999
    Wire Cap./um         fF          0.120        0.119      0.990       0.061        0.060      1.000      0.987         1.012
    Wire Delay           ns          0.006        0.006      1.017       0.007        0.007      1.000      1.009         0.991
    Wire Skew            ns          0.006        0.006      1.011       0.006        0.006      1.000      1.019         0.981
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.085        0.086      1.004       0.007        0.007      0.999      1.031         0.968
    S->S Wire Len.       um         85.982       86.445      1.005      63.140       62.889      0.999      0.995         1.003
    S->S Wire Res.       Ohm       105.424      104.935      0.995      70.609       70.098      0.997      0.990         1.004
    S->S Wire Res./um    Ohm         1.456        1.416      0.973       0.479        0.433      0.974      0.881         1.077
    Total Wire Len.      um        321.678      327.478      1.018     134.984      134.620      1.000      0.997         1.002
    Trans. Time          ns          0.075        0.076      1.006       0.008        0.009      0.997      1.016         0.979
    Wire Cap.            fF         52.207       52.967      1.015      21.566       21.523      0.999      0.997         1.001
    Wire Cap./um         fF          0.163        0.162      0.996       0.005        0.004      0.990      0.877         1.117
    Wire Delay           ns          0.004        0.004      0.974       0.003        0.003      0.993      0.991         0.994
    Wire Skew            ns          0.006        0.006      1.004       0.004        0.004      0.998      1.014         0.982
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.093        0.091      0.986      0.007         0.007      0.977      0.998         0.956
    S->S Wire Len.       um         45.831       56.840      1.240     25.146        30.322      0.871      1.051         0.723
    S->S Wire Res.       Ohm        72.759       81.476      1.120     33.843        39.300      0.851      0.988         0.733
    S->S Wire Res./um    Ohm         1.691        1.504      0.890      0.354         0.251      0.841      0.596         1.185
    Total Wire Len.      um        265.997      275.736      1.037     89.032        93.502      0.994      1.044         0.947
    Trans. Time          ns          0.092        0.093      1.003      0.009         0.009      0.980      1.018         0.943
    Wire Cap.            fF         49.717       48.314      0.972     16.079        15.997      0.989      0.984         0.994
    Wire Cap./um         fF          0.188        0.176      0.938      0.013         0.012      0.923      0.894         0.953
    Wire Delay           ns          0.004        0.006      1.412      0.002         0.003      0.745      1.128         0.492
    Wire Skew            ns          0.000        0.000      0.873      0.003         0.002      1.000      0.873         1.145
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------
    Route Sink Pin                                                    Difference (%)
    --------------------------------------------------------------------------------
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19676/I       -100.000
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1966d/I        -33.333
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197de/I                     -16.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A197ec/I                      -7.692
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19678/I         -6.667
    --------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.800um       1.787         0.272         0.487
    M2                              0.000um       3.200um       1.599         0.282         0.451
    M3                            909.822um     915.000um       1.599         0.282         0.451
    M4                           1024.190um    1024.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.743%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19393/I              -150.000
    core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A19782/I        -60.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19397/I                                                   -50.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1938f/I                                                   -42.857
    core_instance/ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1978c/I                                        -40.000
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.600um       1.787         0.272         0.487
    M2                              0.000um      15.700um       1.599         0.282         0.451
    M3                           1303.605um    1349.800um       1.599         0.282         0.451
    M4                           1591.497um    1581.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.447%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    --------------------------------------------------------------------------------
    Route Sink Pin                                                    Difference (%)
    --------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/CP      -1045.455
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/CP      -1027.273
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_9_/CP       -950.000
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_2_/CP       -869.231
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_3_/CP       -861.538
    --------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       24.800um       1.787         0.272         0.487
    M2                               0.000um     1373.200um       1.599         0.282         0.451
    M3                           11746.065um    13149.800um       1.599         0.282         0.451
    M4                           11395.645um     9216.875um       1.599         0.282         0.451
    M5                               0.000um      222.600um       1.599         0.282         0.450
    M6                               0.000um        1.800um       1.599         0.277         0.442
    Preferred Layer Adherence      100.000%        93.237%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      11          0%        -         5          4%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       8          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5147         98%       ER        94         84%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      45          1%        -         8          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      39          1%        -         5          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4992        100%       ER       113        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4460        100%       ER       146        100%        ER         -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       4        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
      wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.375, avg=0.356, sd=0.010], skew [0.053 vs 0.057, 98.8% {0.328, 0.356, 0.375}] (wid=0.055 ws=0.030) (gid=0.341 gs=0.053)
    Clock network insertion delays are now [0.322ns, 0.375ns] average 0.356ns std.dev 0.010ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1877.7 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1877.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=100, i=0, cg=0, l=0, total=100
      Rebuilding timing graph   cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=100, i=0, cg=0, l=0, total=100
        cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
        gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
        wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
        wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
        sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 101, tested: 101, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=100, i=0, cg=0, l=0, total=100
          cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
          gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
          wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
          wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
          sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
          skew_group clk/CON: insertion delay [min=0.322, max=0.375, avg=0.356, sd=0.010], skew [0.053 vs 0.057, 98.8% {0.328, 0.356, 0.375}] (wid=0.055 ws=0.030) (gid=0.341 gs=0.053)
        Clock network insertion delays are now [0.322ns, 0.375ns] average 0.356ns std.dev 0.010ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=174206 and nets=50967 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1746.406M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=100, i=0, cg=0, l=0, total=100
      Rebuilding timing graph   cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       101 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=101)
  Non-clock: 45407 (unrouted=0, trialRouted=45407, noStatus=0, routed=0, fixed=0)
(Not counting 5459 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=100, i=0, cg=0, l=0, total=100
      cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
      gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
      wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
      wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
      sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.375, avg=0.356, sd=0.010], skew [0.053 vs 0.057, 98.8% {0.328, 0.356, 0.375}] (wid=0.055 ws=0.030) (gid=0.341 gs=0.053)
    Clock network insertion delays are now [0.322ns, 0.375ns] average 0.356ns std.dev 0.010ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         100     746.640
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             100     746.640
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4891.900
  Leaf      23989.075
  Total     28880.975
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.409    0.745     1.154
  Leaf     4.673    4.203     8.876
  Total    5.081    4.949    10.030
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5184     4.667     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.096               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.322     0.375     0.053       0.057         0.030           0.013           0.356        0.010     98.8% {0.328, 0.356, 0.375}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.322ns, 0.375ns] average 0.356ns std.dev 0.010ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=100, i=0, cg=0, l=0, total=100
  cell areas     : b=746.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=746.640um^2
  gate capacitance : top=0.000pF, trunk=0.409pF, leaf=4.673pF, total=5.081pF
  wire capacitance : top=0.000pF, trunk=0.745pF, leaf=4.203pF, total=4.949pF
  wire lengths   : top=0.000um, trunk=4891.900um, leaf=23989.075um, total=28880.975um
  sink capacitance : count=5184, total=4.667pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
  skew_group clk/CON: insertion delay [min=0.322, max=0.375, avg=0.356, sd=0.010], skew [0.053 vs 0.057, 98.8% {0.328, 0.356, 0.375}] (wid=0.055 ws=0.030) (gid=0.341 gs=0.053)
Clock network insertion delays are now [0.322ns, 0.375ns] average 0.356ns std.dev 0.010ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1737.6M, totSessionCpu=2:38:34 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1737.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1929.2M
** Profile ** Other data :  cpu=0:00:00.4, mem=1929.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1944.04 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1944.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=2:38:46 mem=1944.0M)
** Profile ** Overall slacks :  cpu=0:00:09.3, mem=1944.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1944.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -28.153 |
|           TNS (ns):| -7118.7 |
|    Violating Paths:|  3133   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.819%
       (99.639% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1944.0M
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1816.5M, totSessionCpu=2:38:47 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39809

Instance distribution across the VT partitions:

 LVT : inst = 14088 (35.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14088 (35.4%)

 HVT : inst = 25717 (64.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25717 (64.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1816.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1816.5M) ***
*** Starting optimizing excluded clock nets MEM= 1816.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1816.5M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -28.153
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 101 nets with fixed/cover wires excluded.
Info: 97 clock nets excluded from IPO operation.
*info: 97 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -28.154 TNS Slack -7118.664 Density 99.64
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.154|  -28.154|-7118.664|-7118.664|    99.64%|   0:00:00.0| 1971.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.154|  -28.154|-7118.635|-7118.635|    99.64%|   0:00:03.0| 1981.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -28.155|  -28.155|-7118.630|-7118.630|    99.64%|   0:00:00.0| 1981.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -28.155|  -28.155|-7118.615|-7118.615|    99.64%|   0:00:00.0| 1981.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -28.156|  -28.156|-7118.594|-7118.594|    99.64%|   0:00:00.0| 1981.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.156|  -28.156|-7118.570|-7118.570|    99.64%|   0:00:01.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.157|  -28.157|-7118.531|-7118.531|    99.64%|   0:00:01.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.157|  -28.157|-7118.487|-7118.487|    99.64%|   0:00:00.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.157|  -28.157|-7118.473|-7118.473|    99.64%|   0:00:00.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_5_/D  |
| -28.157|  -28.157|-7118.391|-7118.391|    99.64%|   0:00:01.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -28.158|  -28.158|-7118.393|-7118.393|    99.64%|   0:00:01.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.158|  -28.158|-7118.396|-7118.396|    99.64%|   0:00:01.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -28.158|  -28.158|-7118.396|-7118.396|    99.64%|   0:00:03.0| 2019.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.158|  -28.158|-7118.396|-7118.396|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -28.158|  -28.158|-7118.398|-7118.398|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -28.158|  -28.158|-7117.190|-7117.190|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.158|  -28.158|-7115.903|-7115.903|    99.64%|   0:00:06.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -28.158|  -28.158|-7115.551|-7115.551|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -28.158|  -28.158|-7115.151|-7115.151|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:02.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:02.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -28.158|  -28.158|-7114.844|-7114.844|    99.64%|   0:00:02.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -28.158|  -28.158|-7114.691|-7114.691|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -28.158|  -28.158|-7114.685|-7114.685|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -28.158|  -28.158|-7114.685|-7114.685|    99.64%|   0:00:02.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -28.158|  -28.158|-7114.481|-7114.481|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
| -28.158|  -28.158|-7114.481|-7114.481|    99.64%|   0:00:02.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -28.158|  -28.158|-7114.481|-7114.481|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -28.158|  -28.158|-7114.379|-7114.379|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -28.158|  -28.158|-7114.379|-7114.379|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -28.158|  -28.158|-7114.379|-7114.379|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -28.158|  -28.158|-7114.074|-7114.074|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -28.158|  -28.158|-7113.390|-7113.390|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7113.069|-7113.069|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7112.674|-7112.674|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -28.158|  -28.158|-7111.481|-7111.481|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7111.178|-7111.178|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7110.812|-7110.812|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -28.158|  -28.158|-7110.439|-7110.439|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7110.414|-7110.414|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7110.408|-7110.408|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.158|  -28.158|-7110.003|-7110.003|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -28.158|  -28.158|-7109.954|-7109.954|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -28.158|  -28.158|-7109.929|-7109.929|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -28.158|  -28.158|-7109.887|-7109.887|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -28.158|  -28.158|-7109.688|-7109.688|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -28.158|  -28.158|-7109.669|-7109.669|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -28.158|  -28.158|-7109.584|-7109.584|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -28.158|  -28.158|-7109.582|-7109.582|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -28.158|  -28.158|-7108.101|-7108.101|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -28.158|  -28.158|-7108.062|-7108.062|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -28.158|  -28.158|-7108.037|-7108.037|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
| -28.158|  -28.158|-7104.524|-7104.524|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
| -28.158|  -28.158|-7103.009|-7103.009|    99.64%|   0:00:01.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -28.158|  -28.158|-7099.882|-7099.882|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
| -28.158|  -28.158|-7096.094|-7096.094|    99.64%|   0:00:00.0| 1983.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -28.158|  -28.158|-7093.605|-7093.605|    99.64%|   0:00:00.0| 2003.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -28.158|  -28.158|-7092.624|-7092.624|    99.64%|   0:00:01.0| 2003.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -28.158|  -28.158|-7091.414|-7091.414|    99.64%|   0:00:00.0| 2003.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -28.158|  -28.158|-7091.348|-7091.348|    99.64%|   0:00:00.0| 2003.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -28.158|  -28.158|-7091.348|-7091.348|    99.64%|   0:00:00.0| 2003.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.5 real=0:00:41.0 mem=2003.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.6 real=0:00:41.0 mem=2003.4M) ***
** GigaOpt Optimizer WNS Slack -28.158 TNS Slack -7091.348 Density 99.64
*** Starting refinePlace (2:39:41 mem=2019.4M) ***
Total net bbox length = 1.265e+06 (6.632e+05 6.015e+05) (ext = 1.154e+05)
Density distribution unevenness ratio = 0.325%
Density distribution unevenness ratio = 1.424%
Move report: Timing Driven Placement moves 131316 insts, mean move: 3.15 um, max move: 44.00 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8529_sum_this_core_20_): (561.80, 341.20) --> (589.60, 357.40)
	Runtime: CPU: 0:00:20.2 REAL: 0:00:20.0 MEM: 2234.6MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.196e+06 (6.571e+05 5.388e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:20.3 REAL: 0:00:20.0 MEM: 2234.6MB
*** Finished refinePlace (2:40:02 mem=2234.6M) ***
Finished re-routing un-routed nets (0:00:00.3 2234.6M)


Density : 0.9964
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:30.5 real=0:00:31.0 mem=2234.6M) ***
** GigaOpt Optimizer WNS Slack -28.157 TNS Slack -7163.082 Density 99.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 101 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:17 real=0:01:17 mem=2234.6M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 101 nets with fixed/cover wires excluded.
Info: 97 clock nets excluded from IPO operation.
*info: 97 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -28.157 TNS Slack -7163.082 Density 99.64
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.157|  -28.157|-7163.082|-7163.082|    99.64%|   0:00:00.0| 1984.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.149|  -28.149|-7162.929|-7162.929|    99.64%|   0:00:09.0| 2024.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.134|  -28.134|-7162.630|-7162.630|    99.64%|   0:00:01.0| 2024.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.128|  -28.128|-7162.501|-7162.501|    99.64%|   0:00:04.0| 2024.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 7497 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 29 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.924|  -27.924|-7092.153|-7092.153|    99.63%|   0:00:18.0| 2064.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 46 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.452|  -27.452|-7027.049|-7027.049|    99.63%|   0:00:06.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.452|  -27.452|-7027.031|-7027.031|    99.63%|   0:00:01.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.452|  -27.452|-7027.043|-7027.043|    99.63%|   0:00:01.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.7 real=0:00:40.0 mem=2102.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.7 real=0:00:40.0 mem=2102.6M) ***
** GigaOpt Optimizer WNS Slack -27.452 TNS Slack -7027.043 Density 99.63
*** Starting refinePlace (2:40:58 mem=2118.6M) ***
Total net bbox length = 1.202e+06 (6.588e+05 5.434e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 1.405%
Density distribution unevenness ratio = 1.967%
Move report: Timing Driven Placement moves 137336 insts, mean move: 2.33 um, max move: 67.00 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9638_CTS_43): (659.20, 715.60) --> (688.40, 753.40)
	Runtime: CPU: 0:00:21.3 REAL: 0:00:22.0 MEM: 2280.2MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.158e+06 (6.365e+05 5.212e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:21.4 REAL: 0:00:22.0 MEM: 2280.2MB
*** Finished refinePlace (2:41:19 mem=2280.2M) ***
Finished re-routing un-routed nets (0:00:00.5 2280.2M)


Density : 0.9967
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:30.8 real=0:00:30.0 mem=2280.2M) ***
** GigaOpt Optimizer WNS Slack -27.372 TNS Slack -7013.145 Density 99.67
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.372|  -27.372|-7013.145|-7013.145|    99.67%|   0:00:00.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.367|  -27.367|-7012.842|-7012.842|    99.67%|   0:00:16.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.362|  -27.362|-7012.638|-7012.638|    99.67%|   0:00:03.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.356|  -27.356|-7012.527|-7012.527|    99.67%|   0:00:02.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 60 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.941|  -26.941|-6880.930|-6880.930|    99.67%|   0:00:08.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.921|  -26.921|-6880.597|-6880.597|    99.67%|   0:00:00.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.916|  -26.916|-6880.500|-6880.500|    99.67%|   0:00:01.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.916|  -26.916|-6879.688|-6879.688|    99.67%|   0:00:00.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 73 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.006|  -26.006|-6685.833|-6685.833|    99.67%|   0:00:04.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.006|  -26.006|-6685.648|-6685.648|    99.67%|   0:00:00.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.006|  -26.006|-6685.648|-6685.648|    99.67%|   0:00:00.0| 2280.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.3 real=0:00:34.0 mem=2280.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.4 real=0:00:34.0 mem=2280.2M) ***
** GigaOpt Optimizer WNS Slack -26.006 TNS Slack -6685.648 Density 99.67
*** Starting refinePlace (2:42:05 mem=2280.2M) ***
Total net bbox length = 1.167e+06 (6.398e+05 5.273e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 1.960%
Density distribution unevenness ratio = 2.025%
Move report: Timing Driven Placement moves 105862 insts, mean move: 0.75 um, max move: 40.00 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9785_CTS_32): (682.60, 49.60) --> (660.60, 67.60)
	Runtime: CPU: 0:00:18.0 REAL: 0:00:18.0 MEM: 2306.6MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.155e+06 (6.350e+05 5.198e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:18.1 REAL: 0:00:18.0 MEM: 2306.6MB
*** Finished refinePlace (2:42:23 mem=2306.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2306.6M)


Density : 0.9972
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:21.9 real=0:00:22.0 mem=2306.6M) ***
** GigaOpt Optimizer WNS Slack -25.985 TNS Slack -6686.266 Density 99.72
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.985|  -25.985|-6686.266|-6686.266|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.976|  -25.976|-6685.233|-6685.233|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.925|  -25.925|-6684.028|-6684.028|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.915|  -25.915|-6683.419|-6683.419|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.887|  -25.887|-6683.251|-6683.251|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.881|  -25.881|-6682.843|-6682.843|    99.72%|   0:00:01.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.878|  -25.878|-6682.753|-6682.753|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.868|  -25.868|-6682.642|-6682.642|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.864|  -25.864|-6682.425|-6682.425|    99.72%|   0:00:01.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.851|  -25.851|-6682.248|-6682.248|    99.72%|   0:00:04.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.851|  -25.851|-6682.248|-6682.248|    99.72%|   0:00:07.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:13.0 mem=2306.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.4 real=0:00:13.0 mem=2306.6M) ***
** GigaOpt Optimizer WNS Slack -25.851 TNS Slack -6682.248 Density 99.72
*** Starting refinePlace (2:42:42 mem=2306.6M) ***
Total net bbox length = 1.158e+06 (6.350e+05 5.228e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 2.025%
Density distribution unevenness ratio = 1.812%
Move report: Timing Driven Placement moves 121554 insts, mean move: 0.90 um, max move: 42.20 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9778_CTS_32): (605.00, 128.80) --> (623.80, 105.40)
	Runtime: CPU: 0:00:19.0 REAL: 0:00:19.0 MEM: 2306.6MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.157e+06 (6.348e+05 5.219e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:19.1 REAL: 0:00:20.0 MEM: 2306.6MB
*** Finished refinePlace (2:43:01 mem=2306.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2306.6M)


Density : 0.9972
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:21.7 real=0:00:22.0 mem=2306.6M) ***
** GigaOpt Optimizer WNS Slack -25.841 TNS Slack -6684.827 Density 99.72
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.841|  -25.841|-6684.827|-6684.827|    99.72%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.841|  -25.841|-6684.827|-6684.827|    99.72%|   0:00:20.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=2298.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.0 real=0:00:20.0 mem=2298.7M) ***
** GigaOpt Optimizer WNS Slack -25.841 TNS Slack -6684.827 Density 99.72
*** Starting refinePlace (2:43:25 mem=2298.7M) ***
Total net bbox length = 1.160e+06 (6.348e+05 5.248e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 1.812%
Density distribution unevenness ratio = 1.936%
Move report: Timing Driven Placement moves 101785 insts, mean move: 0.61 um, max move: 18.80 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9782_CTS_32): (681.00, 53.20) --> (667.60, 58.60)
	Runtime: CPU: 0:00:18.0 REAL: 0:00:18.0 MEM: 2298.7MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.149e+06 (6.313e+05 5.177e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:18.2 REAL: 0:00:18.0 MEM: 2298.7MB
*** Finished refinePlace (2:43:43 mem=2298.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2298.7M)


Density : 0.9972
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:21.1 real=0:00:21.0 mem=2298.7M) ***
** GigaOpt Optimizer WNS Slack -25.853 TNS Slack -6682.243 Density 99.72
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.853|  -25.853|-6682.243|-6682.243|    99.72%|   0:00:00.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -25.837|  -25.837|-6681.765|-6681.765|    99.72%|   0:00:00.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.832|  -25.832|-6681.709|-6681.709|    99.72%|   0:00:02.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.823|  -25.823|-6681.374|-6681.374|    99.72%|   0:00:00.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.816|  -25.816|-6681.193|-6681.193|    99.72%|   0:00:01.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.811|  -25.811|-6681.097|-6681.097|    99.72%|   0:00:00.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.811|  -25.811|-6680.854|-6680.854|    99.72%|   0:00:04.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.811|  -25.811|-6680.855|-6680.855|    99.72%|   0:00:01.0| 2298.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=2298.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:08.0 mem=2298.7M) ***
*** Starting refinePlace (2:43:55 mem=2298.7M) ***
Total net bbox length = 1.152e+06 (6.313e+05 5.210e+05) (ext = 1.152e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.152e+06 (6.313e+05 5.210e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2298.7MB
*** Finished refinePlace (2:43:55 mem=2298.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2298.7M)


Density : 0.9972
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=2298.7M) ***
** GigaOpt Optimizer WNS Slack -25.823 TNS Slack -6681.893 Density 99.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 194 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:39 real=0:03:39 mem=2298.7M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
*info: 305 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -25.823 TNS Slack -6681.893 Density 99.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.823|  -25.823|-6681.893|-6681.893|    99.72%|   0:00:00.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.823|  -25.823|-6680.668|-6680.668|    99.72%|   0:00:27.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.823|  -25.823|-6680.032|-6680.032|    99.72%|   0:00:00.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -25.823|  -25.823|-6679.758|-6679.758|    99.72%|   0:00:00.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -25.823|  -25.823|-6679.334|-6679.334|    99.72%|   0:00:01.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -25.823|  -25.823|-6679.329|-6679.329|    99.72%|   0:00:03.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -25.823|  -25.823|-6678.450|-6678.450|    99.72%|   0:00:11.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -25.823|  -25.823|-6677.778|-6677.778|    99.72%|   0:00:00.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -25.823|  -25.823|-6676.774|-6676.774|    99.72%|   0:00:01.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -25.823|  -25.823|-6676.540|-6676.540|    99.72%|   0:00:00.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -25.823|  -25.823|-6676.312|-6676.312|    99.72%|   0:00:00.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -25.823|  -25.823|-6675.859|-6675.859|    99.72%|   0:00:00.0| 2051.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -25.823|  -25.823|-6675.664|-6675.664|    99.72%|   0:00:15.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.823|  -25.823|-6675.453|-6675.453|    99.72%|   0:00:00.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.823|  -25.823|-6675.197|-6675.197|    99.72%|   0:00:00.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.823|  -25.823|-6675.179|-6675.179|    99.72%|   0:00:01.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -25.823|  -25.823|-6675.161|-6675.161|    99.72%|   0:00:01.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -25.823|  -25.823|-6675.146|-6675.146|    99.72%|   0:00:00.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -25.823|  -25.823|-6675.125|-6675.125|    99.72%|   0:00:01.0| 2070.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -25.823|  -25.823|-6675.116|-6675.116|    99.72%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -25.823|  -25.823|-6675.100|-6675.100|    99.72%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -25.823|  -25.823|-6675.087|-6675.087|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -25.823|  -25.823|-6675.028|-6675.028|    99.72%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -25.823|  -25.823|-6675.016|-6675.016|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -25.823|  -25.823|-6674.985|-6674.985|    99.72%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -25.823|  -25.823|-6674.972|-6674.972|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -25.823|  -25.823|-6674.948|-6674.948|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -25.823|  -25.823|-6674.926|-6674.926|    99.72%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -25.823|  -25.823|-6674.888|-6674.888|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -25.823|  -25.823|-6674.871|-6674.871|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -25.823|  -25.823|-6674.854|-6674.854|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -25.823|  -25.823|-6674.832|-6674.832|    99.72%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -25.823|  -25.823|-6674.769|-6674.769|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -25.823|  -25.823|-6674.751|-6674.751|    99.72%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -25.823|  -25.823|-6674.722|-6674.722|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -25.823|  -25.823|-6674.721|-6674.721|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -25.823|  -25.823|-6674.703|-6674.703|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -25.823|  -25.823|-6674.688|-6674.688|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -25.823|  -25.823|-6674.672|-6674.672|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -25.823|  -25.823|-6674.662|-6674.662|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -25.823|  -25.823|-6674.644|-6674.644|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -25.823|  -25.823|-6674.636|-6674.636|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -25.823|  -25.823|-6674.620|-6674.620|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_5_/D  |
| -25.823|  -25.823|-6674.592|-6674.592|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -25.823|  -25.823|-6674.577|-6674.577|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -25.823|  -25.823|-6674.551|-6674.551|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -25.823|  -25.823|-6674.526|-6674.526|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -25.823|  -25.823|-6674.515|-6674.515|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -25.823|  -25.823|-6674.504|-6674.504|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -25.823|  -25.823|-6674.491|-6674.491|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -25.823|  -25.823|-6674.477|-6674.477|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -25.823|  -25.823|-6674.465|-6674.465|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -25.823|  -25.823|-6674.440|-6674.440|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -25.823|  -25.823|-6674.424|-6674.424|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -25.823|  -25.823|-6674.412|-6674.412|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -25.823|  -25.823|-6674.295|-6674.295|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -25.823|  -25.823|-6673.331|-6673.331|    99.71%|   0:00:03.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -25.823|  -25.823|-6671.841|-6671.841|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -25.823|  -25.823|-6664.418|-6664.418|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -25.823|  -25.823|-6661.068|-6661.068|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -25.823|  -25.823|-6660.480|-6660.480|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -25.823|  -25.823|-6653.782|-6653.782|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -25.823|  -25.823|-6652.813|-6652.813|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -25.823|  -25.823|-6652.586|-6652.586|    99.71%|   0:00:04.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -25.823|  -25.823|-6650.193|-6650.193|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
| -25.823|  -25.823|-6649.454|-6649.454|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -25.823|  -25.823|-6648.578|-6648.578|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.823|  -25.823|-6648.463|-6648.463|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.823|  -25.823|-6648.463|-6648.463|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -25.823|  -25.823|-6647.674|-6647.674|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -25.823|  -25.823|-6646.911|-6646.911|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -25.823|  -25.823|-6646.911|-6646.911|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -25.823|  -25.823|-6646.911|-6646.911|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
| -25.823|  -25.823|-6646.898|-6646.898|    99.71%|   0:00:03.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.823|  -25.823|-6646.631|-6646.631|    99.71%|   0:00:03.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -25.823|  -25.823|-6646.327|-6646.327|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
| -25.823|  -25.823|-6646.204|-6646.204|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
| -25.823|  -25.823|-6646.081|-6646.081|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.823|  -25.823|-6645.755|-6645.755|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
| -25.823|  -25.823|-6647.695|-6647.695|    99.71%|   0:00:04.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -25.823|  -25.823|-6646.928|-6646.928|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -25.823|  -25.823|-6645.916|-6645.916|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -25.823|  -25.823|-6645.875|-6645.875|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -25.823|  -25.823|-6645.875|-6645.875|    99.71%|   0:00:03.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -25.823|  -25.823|-6645.711|-6645.711|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -25.823|  -25.823|-6645.549|-6645.549|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -25.823|  -25.823|-6645.517|-6645.517|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -25.823|  -25.823|-6645.456|-6645.456|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -25.823|  -25.823|-6644.935|-6644.935|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
| -25.823|  -25.823|-6644.152|-6644.152|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -25.823|  -25.823|-6644.029|-6644.029|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
| -25.823|  -25.823|-6643.836|-6643.836|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -25.823|  -25.823|-6643.750|-6643.750|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -25.823|  -25.823|-6643.270|-6643.270|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -25.823|  -25.823|-6642.684|-6642.684|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -25.823|  -25.823|-6642.451|-6642.451|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -25.823|  -25.823|-6641.257|-6641.257|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -25.823|  -25.823|-6641.081|-6641.081|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -25.823|  -25.823|-6641.030|-6641.030|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -25.823|  -25.823|-6640.821|-6640.821|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
| -25.823|  -25.823|-6640.641|-6640.641|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
| -25.823|  -25.823|-6640.088|-6640.088|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -25.823|  -25.823|-6639.896|-6639.896|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -25.823|  -25.823|-6639.723|-6639.723|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q6_reg_19 |
|        |         |         |         |          |            |        |          |         | _/D                                                |
| -25.823|  -25.823|-6639.708|-6639.708|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q2_reg_22 |
|        |         |         |         |          |            |        |          |         | _/D                                                |
| -25.823|  -25.823|-6639.482|-6639.482|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -25.823|  -25.823|-6638.844|-6638.844|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -25.823|  -25.823|-6638.611|-6638.611|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -25.823|  -25.823|-6638.344|-6638.344|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.823|  -25.823|-6638.003|-6638.003|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -25.823|  -25.823|-6637.920|-6637.920|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.823|  -25.823|-6637.858|-6637.858|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.823|  -25.823|-6637.791|-6637.791|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -25.823|  -25.823|-6637.464|-6637.464|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -25.823|  -25.823|-6637.438|-6637.438|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -25.823|  -25.823|-6637.272|-6637.272|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -25.823|  -25.823|-6637.178|-6637.178|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -25.823|  -25.823|-6636.911|-6636.911|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -25.823|  -25.823|-6636.857|-6636.857|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -25.823|  -25.823|-6636.657|-6636.657|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -25.823|  -25.823|-6636.611|-6636.611|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -25.823|  -25.823|-6636.382|-6636.382|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -25.823|  -25.823|-6636.370|-6636.370|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -25.823|  -25.823|-6636.340|-6636.340|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.823|  -25.823|-6636.074|-6636.074|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.823|  -25.823|-6636.045|-6636.045|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -25.823|  -25.823|-6636.000|-6636.000|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.823|  -25.823|-6635.546|-6635.546|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.823|  -25.823|-6633.892|-6633.892|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -25.823|  -25.823|-6633.873|-6633.873|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -25.823|  -25.823|-6633.842|-6633.842|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -25.823|  -25.823|-6632.299|-6632.299|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -25.823|  -25.823|-6632.150|-6632.150|    99.71%|   0:00:01.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -25.823|  -25.823|-6631.440|-6631.440|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -25.823|  -25.823|-6627.464|-6627.464|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
| -25.823|  -25.823|-6627.245|-6627.245|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -25.823|  -25.823|-6627.221|-6627.221|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_124_/D                          |
| -25.823|  -25.823|-6626.001|-6626.001|    99.71%|   0:00:00.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_0_/D                                       |
| -25.823|  -25.823|-6625.817|-6625.817|    99.71%|   0:00:02.0| 2072.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
| -25.823|  -25.823|-6625.046|-6625.046|    99.71%|   0:00:01.0| 2091.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
| -25.823|  -25.823|-6624.745|-6624.745|    99.71%|   0:00:00.0| 2091.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
| -25.823|  -25.823|-6624.715|-6624.715|    99.71%|   0:00:00.0| 2091.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/D                          |
| -25.823|  -25.823|-6624.715|-6624.715|    99.71%|   0:00:03.0| 2091.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:27 real=0:02:28 mem=2091.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:28 real=0:02:28 mem=2091.6M) ***
** GigaOpt Optimizer WNS Slack -25.823 TNS Slack -6624.715 Density 99.71
*** Starting refinePlace (2:46:31 mem=2107.6M) ***
Total net bbox length = 1.152e+06 (6.313e+05 5.209e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 1.937%
Density distribution unevenness ratio = 1.967%
Move report: Timing Driven Placement moves 82830 insts, mean move: 0.42 um, max move: 8.60 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9738_CTS_32): (618.40, 98.20) --> (623.40, 94.60)
	Runtime: CPU: 0:00:16.2 REAL: 0:00:16.0 MEM: 2287.9MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.147e+06 (6.299e+05 5.167e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:16.4 REAL: 0:00:16.0 MEM: 2287.9MB
*** Finished refinePlace (2:46:47 mem=2287.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2287.9M)


Density : 0.9971
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=2287.9M) ***
** GigaOpt Optimizer WNS Slack -25.835 TNS Slack -6624.423 Density 99.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:48 real=0:02:48 mem=2287.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3842 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 101  numPreroutedWires = 15835
[NR-eagl] Read numTotalNets=45687  numIgnoredNets=101
[NR-eagl] There are 208 clock nets ( 208 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45368 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 208 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 226 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.212820e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 208 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.773000e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 45142 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.10% H + 0.00% V. EstWL: 1.156185e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 2.720000e+01um, number of vias: 157295
[NR-eagl] Layer2(M2)(V) length: 2.311563e+05um, number of vias: 195969
[NR-eagl] Layer3(M3)(H) length: 3.777473e+05um, number of vias: 35875
[NR-eagl] Layer4(M4)(V) length: 2.015562e+05um, number of vias: 14535
[NR-eagl] Layer5(M5)(H) length: 2.545224e+05um, number of vias: 5785
[NR-eagl] Layer6(M6)(V) length: 1.135078e+05um, number of vias: 2617
[NR-eagl] Layer7(M7)(H) length: 3.750268e+04um, number of vias: 2990
[NR-eagl] Layer8(M8)(V) length: 3.046859e+04um, number of vias: 0
[NR-eagl] Total length: 1.246489e+06um, number of vias: 415066
[NR-eagl] End Peak syMemory usage = 1896.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.32 seconds
Extraction called for design 'fullchip' of instances=174385 and nets=47271 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1889.590M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (557.20 1018.00 643.60 1104.40)
HotSpot [2] box (557.20 816.40 643.60 902.80)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1999.77 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1999.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    19   |    23   |     23  |     0   |     0   |     0   |     0   | -25.97 |          0|          0|          0|  99.71  |            |           |
|     7   |    11   |    23   |     23  |     0   |     0   |     0   |     0   | -25.97 |          0|          0|          6|  99.71  |   0:00:00.0|    2057.0M|
|     7   |    11   |    23   |     23  |     0   |     0   |     0   |     0   | -25.97 |          0|          0|          0|  99.71  |   0:00:00.0|    2057.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2057.0M) ***

*** Starting refinePlace (2:47:13 mem=2089.0M) ***
Total net bbox length = 1.150e+06 (6.300e+05 5.198e+05) (ext = 1.152e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.150e+06 (6.300e+05 5.198e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2089.0MB
*** Finished refinePlace (2:47:13 mem=2089.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2089.0M)


Density : 0.9971
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2089.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -25.835 -> -25.968 (bump = 0.133)
Begin: GigaOpt postEco optimization
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
*info: 305 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -25.968 TNS Slack -6677.560 Density 99.71
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.968|  -25.968|-6677.560|-6677.560|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.909|  -25.909|-6676.374|-6676.374|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.885|  -25.885|-6675.897|-6675.897|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.870|  -25.870|-6675.670|-6675.670|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.860|  -25.860|-6675.560|-6675.560|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.838|  -25.838|-6675.147|-6675.147|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.838|  -25.838|-6675.147|-6675.147|    99.71%|   0:00:05.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=2091.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:06.0 mem=2091.4M) ***
** GigaOpt Optimizer WNS Slack -25.838 TNS Slack -6675.147 Density 99.71
*** Starting refinePlace (2:47:26 mem=2091.4M) ***
Total net bbox length = 1.150e+06 (6.300e+05 5.198e+05) (ext = 1.152e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.150e+06 (6.300e+05 5.198e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2091.4MB
*** Finished refinePlace (2:47:27 mem=2091.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2091.4M)


Density : 0.9971
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2091.4M) ***
** GigaOpt Optimizer WNS Slack -25.838 TNS Slack -6675.147 Density 99.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=2091.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -25.835 -> -25.838 (bump = 0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6624.323 -> -6675.047
Begin: GigaOpt TNS recovery
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
*info: 305 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -25.838 TNS Slack -6675.147 Density 99.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.838|  -25.838|-6675.147|-6675.147|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.831|  -25.831|-6674.995|-6674.995|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.826|  -25.826|-6674.907|-6674.907|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.826|  -25.826|-6674.795|-6674.795|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -25.826|  -25.826|-6674.439|-6674.439|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.826|  -25.826|-6674.429|-6674.429|    99.71%|   0:00:02.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -25.826|  -25.826|-6674.278|-6674.278|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -25.826|  -25.826|-6673.823|-6673.823|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -25.826|  -25.826|-6673.486|-6673.486|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -25.826|  -25.826|-6672.464|-6672.464|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -25.826|  -25.826|-6672.457|-6672.457|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.826|  -25.826|-6672.454|-6672.454|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -25.826|  -25.826|-6672.454|-6672.454|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -25.826|  -25.826|-6672.367|-6672.367|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -25.826|  -25.826|-6672.323|-6672.323|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -25.826|  -25.826|-6672.303|-6672.303|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -25.826|  -25.826|-6672.303|-6672.303|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -25.826|  -25.826|-6672.292|-6672.292|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -25.826|  -25.826|-6672.288|-6672.288|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -25.826|  -25.826|-6672.288|-6672.288|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -25.826|  -25.826|-6672.269|-6672.269|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -25.826|  -25.826|-6672.117|-6672.117|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -25.826|  -25.826|-6667.116|-6667.116|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -25.826|  -25.826|-6665.199|-6665.199|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -25.826|  -25.826|-6665.029|-6665.029|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -25.826|  -25.826|-6664.520|-6664.520|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -25.826|  -25.826|-6664.323|-6664.323|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -25.826|  -25.826|-6660.991|-6660.991|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -25.826|  -25.826|-6658.783|-6658.783|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -25.826|  -25.826|-6658.591|-6658.591|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -25.826|  -25.826|-6658.310|-6658.310|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -25.826|  -25.826|-6657.300|-6657.300|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -25.826|  -25.826|-6657.212|-6657.212|    99.71%|   0:00:02.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -25.826|  -25.826|-6657.212|-6657.212|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
| -25.826|  -25.826|-6657.212|-6657.212|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -25.826|  -25.826|-6657.212|-6657.212|    99.71%|   0:00:02.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -25.826|  -25.826|-6657.212|-6657.212|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -25.826|  -25.826|-6657.161|-6657.161|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.826|  -25.826|-6657.104|-6657.104|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -25.826|  -25.826|-6657.067|-6657.067|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -25.826|  -25.826|-6656.903|-6656.903|    99.71%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -25.826|  -25.826|-6656.824|-6656.824|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -25.826|  -25.826|-6656.810|-6656.810|    99.71%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -25.826|  -25.826|-6656.355|-6656.355|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.826|  -25.826|-6656.338|-6656.338|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.826|  -25.826|-6656.173|-6656.173|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
| -25.826|  -25.826|-6656.046|-6656.046|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -25.826|  -25.826|-6656.013|-6656.013|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -25.826|  -25.826|-6655.946|-6655.946|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -25.826|  -25.826|-6655.792|-6655.792|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -25.826|  -25.826|-6655.633|-6655.633|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.826|  -25.826|-6654.979|-6654.979|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_8_/D          |
| -25.826|  -25.826|-6654.913|-6654.913|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.826|  -25.826|-6654.859|-6654.859|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
| -25.826|  -25.826|-6654.409|-6654.409|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.826|  -25.826|-6654.395|-6654.395|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.826|  -25.826|-6654.320|-6654.320|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
| -25.826|  -25.826|-6654.185|-6654.185|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -25.826|  -25.826|-6653.950|-6653.950|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
| -25.826|  -25.826|-6653.550|-6653.550|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -25.826|  -25.826|-6653.486|-6653.486|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -25.826|  -25.826|-6653.394|-6653.394|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -25.826|  -25.826|-6652.676|-6652.676|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.826|  -25.826|-6652.563|-6652.563|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.826|  -25.826|-6652.491|-6652.491|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -25.826|  -25.826|-6652.479|-6652.479|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -25.826|  -25.826|-6652.394|-6652.394|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
| -25.826|  -25.826|-6652.296|-6652.296|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -25.826|  -25.826|-6651.614|-6651.614|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -25.826|  -25.826|-6651.592|-6651.592|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -25.826|  -25.826|-6651.322|-6651.322|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
| -25.826|  -25.826|-6651.166|-6651.166|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
| -25.826|  -25.826|-6651.052|-6651.052|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -25.826|  -25.826|-6651.034|-6651.034|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
| -25.826|  -25.826|-6650.980|-6650.980|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -25.826|  -25.826|-6650.929|-6650.929|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -25.826|  -25.826|-6650.583|-6650.583|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -25.826|  -25.826|-6650.454|-6650.454|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -25.826|  -25.826|-6650.380|-6650.380|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -25.826|  -25.826|-6650.211|-6650.211|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -25.826|  -25.826|-6650.123|-6650.123|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -25.826|  -25.826|-6650.027|-6650.027|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -25.826|  -25.826|-6649.958|-6649.958|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -25.826|  -25.826|-6649.843|-6649.843|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
| -25.826|  -25.826|-6649.741|-6649.741|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -25.826|  -25.826|-6649.668|-6649.668|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -25.826|  -25.826|-6649.615|-6649.615|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -25.826|  -25.826|-6649.500|-6649.500|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -25.826|  -25.826|-6649.462|-6649.462|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -25.826|  -25.826|-6649.397|-6649.397|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -25.826|  -25.826|-6649.362|-6649.362|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -25.826|  -25.826|-6649.344|-6649.344|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -25.826|  -25.826|-6648.774|-6648.774|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -25.826|  -25.826|-6648.756|-6648.756|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
| -25.826|  -25.826|-6648.733|-6648.733|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -25.826|  -25.826|-6648.577|-6648.577|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
| -25.826|  -25.826|-6648.527|-6648.527|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -25.826|  -25.826|-6648.508|-6648.508|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -25.826|  -25.826|-6647.671|-6647.671|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -25.826|  -25.826|-6645.447|-6645.447|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -25.826|  -25.826|-6645.408|-6645.408|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -25.826|  -25.826|-6645.288|-6645.288|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -25.826|  -25.826|-6644.942|-6644.942|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
| -25.826|  -25.826|-6644.892|-6644.892|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -25.826|  -25.826|-6644.878|-6644.878|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -25.826|  -25.826|-6644.284|-6644.284|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -25.826|  -25.826|-6643.771|-6643.771|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
| -25.826|  -25.826|-6643.494|-6643.494|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -25.826|  -25.826|-6643.473|-6643.473|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -25.826|  -25.826|-6643.454|-6643.454|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -25.826|  -25.826|-6643.413|-6643.413|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -25.826|  -25.826|-6643.319|-6643.319|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -25.826|  -25.826|-6643.287|-6643.287|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q12_reg_1 |
|        |         |         |         |          |            |        |          |         | 9_/D                                               |
| -25.826|  -25.826|-6642.411|-6642.411|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q2_reg_19 |
|        |         |         |         |          |            |        |          |         | _/D                                                |
| -25.826|  -25.826|-6641.892|-6641.892|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.826|  -25.826|-6641.367|-6641.367|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.826|  -25.826|-6640.586|-6640.586|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -25.826|  -25.826|-6640.391|-6640.391|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -25.826|  -25.826|-6640.335|-6640.335|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -25.826|  -25.826|-6640.263|-6640.263|    99.72%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -25.826|  -25.826|-6639.840|-6639.840|    99.72%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.826|  -25.826|-6639.770|-6639.770|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -25.826|  -25.826|-6639.233|-6639.233|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -25.826|  -25.826|-6638.310|-6638.310|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6636.393|-6636.393|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6635.529|-6635.529|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.826|  -25.826|-6635.008|-6635.008|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.826|  -25.826|-6634.043|-6634.043|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -25.826|  -25.826|-6632.917|-6632.917|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -25.826|  -25.826|-6631.902|-6631.902|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.826|  -25.826|-6627.323|-6627.323|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
| -25.826|  -25.826|-6626.882|-6626.882|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -25.826|  -25.826|-6626.758|-6626.758|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -25.826|  -25.826|-6626.568|-6626.568|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
| -25.826|  -25.826|-6622.807|-6622.807|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -25.826|  -25.826|-6622.674|-6622.674|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
| -25.826|  -25.826|-6622.596|-6622.596|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
| -25.826|  -25.826|-6622.396|-6622.396|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6620.773|-6620.773|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -25.826|  -25.826|-6620.712|-6620.712|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.826|  -25.826|-6620.692|-6620.692|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.826|  -25.826|-6620.336|-6620.336|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.7 real=0:00:57.0 mem=2091.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:56.8 real=0:00:57.0 mem=2091.4M) ***
** GigaOpt Optimizer WNS Slack -25.826 TNS Slack -6620.329 Density 99.73
*** Starting refinePlace (2:48:31 mem=2091.4M) ***
Total net bbox length = 1.151e+06 (6.302e+05 5.203e+05) (ext = 1.152e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.151e+06 (6.302e+05 5.203e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2091.4MB
*** Finished refinePlace (2:48:31 mem=2091.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2091.4M)


Density : 0.9973
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2091.4M) ***
** GigaOpt Optimizer WNS Slack -25.826 TNS Slack -6620.329 Density 99.73
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:59.4 real=0:00:59.0 mem=2091.4M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.094%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
*info: 305 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
*info: 101 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -25.826 TNS Slack -6620.329 Density 99.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:03.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:01.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -25.826|  -25.826|-6620.329|-6620.329|    99.73%|   0:00:00.0| 2091.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=2091.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:11.0 mem=2091.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.9 real=0:00:12.0 mem=2091.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:14, real = 0:10:12, mem = 1914.7M, totSessionCpu=2:48:48 **
** Profile ** Start :  cpu=0:00:00.0, mem=1914.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=1914.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1922.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1922.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.826 | -25.826 |  0.398  |
|           TNS (ns):| -6620.3 | -6620.3 |  0.000  |
|    Violating Paths:|  2811   |  2811   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.908%
       (99.728% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1922.7M
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1620.62MB/1620.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1620.62MB/1620.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1620.62MB/1620.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 09:41:29 (2025-Mar-18 16:41:29 GMT)
2025-Mar-18 09:41:29 (2025-Mar-18 16:41:29 GMT): 10%
2025-Mar-18 09:41:29 (2025-Mar-18 16:41:29 GMT): 20%
2025-Mar-18 09:41:29 (2025-Mar-18 16:41:29 GMT): 30%
2025-Mar-18 09:41:29 (2025-Mar-18 16:41:29 GMT): 40%
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 50%
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 60%
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 70%
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 80%
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 90%

Finished Levelizing
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT)

Starting Activity Propagation
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT)
2025-Mar-18 09:41:30 (2025-Mar-18 16:41:30 GMT): 10%
2025-Mar-18 09:41:31 (2025-Mar-18 16:41:31 GMT): 20%

Finished Activity Propagation
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1625.78MB/1625.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT)
 ... Calculating switching power
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT): 10%
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT): 20%
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT): 30%
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT): 40%
2025-Mar-18 09:41:32 (2025-Mar-18 16:41:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 09:41:34 (2025-Mar-18 16:41:34 GMT): 60%
2025-Mar-18 09:41:37 (2025-Mar-18 16:41:37 GMT): 70%
2025-Mar-18 09:41:40 (2025-Mar-18 16:41:40 GMT): 80%
2025-Mar-18 09:41:41 (2025-Mar-18 16:41:41 GMT): 90%

Finished Calculating power
2025-Mar-18 09:41:41 (2025-Mar-18 16:41:41 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1625.78MB/1625.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1625.78MB/1625.78MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1625.78MB/1625.78MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 09:41:41 (2025-Mar-18 16:41:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.85594661 	   60.6516%
Total Switching Power:      64.08635235 	   34.4416%
Total Leakage Power:         9.13031448 	    4.9069%
Total Power:               186.07261315
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.31       3.461      0.3097       49.08       26.38
Macro                                  0       1.443       7.372       8.815       4.737
IO                                     0           0     7.6e-07     7.6e-07   4.084e-07
Combinational                      61.89       50.67        1.41         114       61.25
Clock (Combinational)              5.649       8.517      0.0388       14.21       7.634
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.9       64.09        9.13       186.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.9       64.09        9.13       186.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.649       8.517      0.0388       14.21       7.634
-----------------------------------------------------------------------------------------
Total                              5.649       8.517      0.0388       14.21       7.634
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.5219
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.62065e-10 F
* 		Total instances in design: 174374
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134397
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1640.73MB/1640.73MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -25.826  TNS Slack -6620.329 Density 99.73
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.73%|        -| -25.826|-6620.329|   0:00:00.0| 2108.0M|
|    99.73%|        0| -25.826|-6620.329|   0:00:03.0| 2114.0M|
|    99.73%|        0| -25.826|-6620.329|   0:00:27.0| 2119.0M|
|    99.73%|        6| -25.826|-6620.329|   0:00:05.0| 2122.8M|
|    99.70%|      861| -25.819|-6619.081|   0:00:13.0| 2128.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -25.820  TNS Slack -6619.080 Density 99.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:51.3) (real = 0:00:52.0) **
Executing incremental physical updates
*** Starting refinePlace (2:49:57 mem=2093.7M) ***
Total net bbox length = 1.151e+06 (6.302e+05 5.205e+05) (ext = 1.152e+05)
Density distribution unevenness ratio = 1.966%
Density distribution unevenness ratio = 1.778%
Move report: Timing Driven Placement moves 110893 insts, mean move: 0.66 um, max move: 18.20 um
	Max move on inst (FILLER_108362): (639.00, 940.60) --> (651.80, 935.20)
	Runtime: CPU: 0:00:18.4 REAL: 0:00:18.0 MEM: 2192.1MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.152e+06 (6.320e+05 5.201e+05) (ext = 1.152e+05)
Runtime: CPU: 0:00:18.5 REAL: 0:00:18.0 MEM: 2192.1MB
*** Finished refinePlace (2:50:16 mem=2192.1M) ***
Checking setup slack degradation ...
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.820|  -25.820|-6619.080|-6619.080|    99.70%|   0:00:00.0| 2226.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2226.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2226.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1903.22MB/1903.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1903.22MB/1903.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1903.22MB/1903.22MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT)
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 10%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 20%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 30%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 40%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 50%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 60%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 70%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 80%
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT): 90%

Finished Levelizing
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT)

Starting Activity Propagation
2025-Mar-18 09:43:02 (2025-Mar-18 16:43:02 GMT)
2025-Mar-18 09:43:03 (2025-Mar-18 16:43:03 GMT): 10%
2025-Mar-18 09:43:03 (2025-Mar-18 16:43:03 GMT): 20%

Finished Activity Propagation
2025-Mar-18 09:43:04 (2025-Mar-18 16:43:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1903.38MB/1903.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 09:43:04 (2025-Mar-18 16:43:04 GMT)
 ... Calculating switching power
2025-Mar-18 09:43:05 (2025-Mar-18 16:43:05 GMT): 10%
2025-Mar-18 09:43:05 (2025-Mar-18 16:43:05 GMT): 20%
2025-Mar-18 09:43:05 (2025-Mar-18 16:43:05 GMT): 30%
2025-Mar-18 09:43:05 (2025-Mar-18 16:43:05 GMT): 40%
2025-Mar-18 09:43:05 (2025-Mar-18 16:43:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 09:43:07 (2025-Mar-18 16:43:07 GMT): 60%
2025-Mar-18 09:43:10 (2025-Mar-18 16:43:10 GMT): 70%
2025-Mar-18 09:43:13 (2025-Mar-18 16:43:13 GMT): 80%
2025-Mar-18 09:43:13 (2025-Mar-18 16:43:13 GMT): 90%

Finished Calculating power
2025-Mar-18 09:43:14 (2025-Mar-18 16:43:14 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1903.38MB/1903.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1903.38MB/1903.38MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1903.38MB/1903.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 09:43:14 (2025-Mar-18 16:43:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.66823863 	   60.6367%
Total Switching Power:      64.01911324 	   34.4543%
Total Leakage Power:         9.12125814 	    4.9090%
Total Power:               185.80860969
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.31       3.453      0.3097       49.08       26.41
Macro                                  0       1.442       7.372       8.814       4.744
IO                                     0           0     7.6e-07     7.6e-07    4.09e-07
Combinational                       61.7       50.61       1.401       113.7        61.2
Clock (Combinational)              5.649       8.517      0.0388       14.21       7.645
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.7       64.02       9.121       185.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.7       64.02       9.121       185.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.649       8.517      0.0388       14.21       7.645
-----------------------------------------------------------------------------------------
Total                              5.649       8.517      0.0388       14.21       7.645
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.5217
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.6151e-10 F
* 		Total instances in design: 174368
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134397
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1903.38MB/1903.38MB)

*** Finished Leakage Power Optimization (cpu=0:01:32, real=0:01:32, mem=1973.27M, totSessionCpu=2:50:37).
Extraction called for design 'fullchip' of instances=174368 and nets=47254 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1946.426M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=2049.57 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 2049.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1671.09MB/1671.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1671.10MB/1671.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1671.10MB/1671.10MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-18 09:43:28 (2025-Mar-18 16:43:28 GMT)
2025-Mar-18 09:43:29 (2025-Mar-18 16:43:29 GMT): 10%
2025-Mar-18 09:43:29 (2025-Mar-18 16:43:29 GMT): 20%

Finished Activity Propagation
2025-Mar-18 09:43:30 (2025-Mar-18 16:43:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1671.67MB/1671.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 09:43:30 (2025-Mar-18 16:43:30 GMT)
 ... Calculating switching power
2025-Mar-18 09:43:31 (2025-Mar-18 16:43:31 GMT): 10%
2025-Mar-18 09:43:31 (2025-Mar-18 16:43:31 GMT): 20%
2025-Mar-18 09:43:31 (2025-Mar-18 16:43:31 GMT): 30%
2025-Mar-18 09:43:31 (2025-Mar-18 16:43:31 GMT): 40%
2025-Mar-18 09:43:31 (2025-Mar-18 16:43:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 09:43:33 (2025-Mar-18 16:43:33 GMT): 60%
2025-Mar-18 09:43:36 (2025-Mar-18 16:43:36 GMT): 70%
2025-Mar-18 09:43:39 (2025-Mar-18 16:43:39 GMT): 80%
2025-Mar-18 09:43:39 (2025-Mar-18 16:43:39 GMT): 90%

Finished Calculating power
2025-Mar-18 09:43:40 (2025-Mar-18 16:43:40 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1671.91MB/1671.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1671.91MB/1671.91MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1671.91MB/1671.91MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 09:43:40 (2025-Mar-18 16:43:40 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.66801736 	   60.6367%
Total Switching Power:      64.01911324 	   34.4544%
Total Leakage Power:         9.12125814 	    4.9090%
Total Power:               185.80838842
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.31       3.453      0.3097       49.08       26.41
Macro                                  0       1.442       7.372       8.814       4.744
IO                                     0           0     7.6e-07     7.6e-07    4.09e-07
Combinational                       61.7       50.61       1.401       113.7        61.2
Clock (Combinational)              5.649       8.517      0.0388       14.21       7.645
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.7       64.02       9.121       185.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.7       64.02       9.121       185.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.649       8.517      0.0388       14.21       7.645
-----------------------------------------------------------------------------------------
Total                              5.649       8.517      0.0388       14.21       7.645
-----------------------------------------------------------------------------------------
Total leakage power = 9.12126 mW
Cell usage statistics:  
Library tcbn65gpluswc , 174365 cells ( 100.000000%) , 9.12126 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1684.89MB/1684.89MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:29, real = 0:12:27, mem = 1971.3M, totSessionCpu=2:51:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1971.3M
** Profile ** Other data :  cpu=0:00:00.4, mem=1971.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1981.3M
** Profile ** Total reports :  cpu=0:00:02.8, mem=1973.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1973.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.816 | -25.816 |  0.021  |
|           TNS (ns):| -6620.4 | -6620.4 |  0.000  |
|    Violating Paths:|  2811   |  2811   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.880%
       (99.700% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1973.3M
**optDesign ... cpu = 0:12:33, real = 0:12:31, mem = 1971.3M, totSessionCpu=2:51:08 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          14  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 14 error(s)

**ccopt_design ... cpu = 0:15:06, real = 0:15:04, mem = 1904.3M, totSessionCpu=2:51:08 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1910.3M, totSessionCpu=2:51:10 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1910.3M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:51:12 mem=1910.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:22.7 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:00:22.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [61713 node(s), 97896 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:00:25.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.1 real=0:00:17.0 totSessionCpu=2:51:28 mem=1910.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1910.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1918.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1918.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1918.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1918.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.816 | -25.816 |  0.021  |
|           TNS (ns):| -6620.4 | -6620.4 |  0.000  |
|    Violating Paths:|  2811   |  2811   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.165  | -1.165  |  0.000  |
|           TNS (ns):|-108.553 |-108.553 |  0.000  |
|    Violating Paths:|   136   |   136   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.880%
       (99.700% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1918.3M, totSessionCpu=2:51:33 **
*info: Run optDesign holdfix with 1 thread.
Info: 101 nets with fixed/cover wires excluded.
Info: 305 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:22.9 real=0:00:24.0 totSessionCpu=2:51:34 mem=2143.4M density=99.700% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1647
      TNS :    -108.5533
      #VP :          136
  Density :      99.700%
------------------------------------------------------------------------------------------
 cpu=0:00:23.6 real=0:00:24.0 totSessionCpu=2:51:35 mem=2143.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1647
      TNS :    -108.5533
      #VP :          136
  Density :      99.700%
------------------------------------------------------------------------------------------
 cpu=0:00:23.9 real=0:00:25.0 totSessionCpu=2:51:35 mem=2143.4M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=2:51:36 mem=2143.4M density=99.700% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13219 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=2:51:36 mem=2143.4M density=99.700%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1970.1M, totSessionCpu=2:51:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1970.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=1970.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:36.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=-2:00:0-9.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.4, mem=1978.1M
** Profile ** Total reports :  cpu=0:00:02.8, mem=1969.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1969.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.816 | -25.816 |  0.021  |
|           TNS (ns):| -6620.4 | -6620.4 |  0.000  |
|    Violating Paths:|  2811   |  2811   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.165  | -1.165  |  0.000  |
|           TNS (ns):|-108.553 |-108.553 |  0.000  |
|    Violating Paths:|   136   |   136   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.880%
       (99.700% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1969.5M
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1967.5M, totSessionCpu=2:51:53 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1967.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.35 (MB), peak = 1914.32 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1908.2M, init mem=1908.2M)
Overlapping with other instance:	79240
Orientation Violation:	86999
*info: Placed = 174368         (Fixed = 103)
*info: Unplaced = 0           
Placement Density:99.70%(1277534/1281377)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=1908.2M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (101) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1908.2M) ***
#Start route 309 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 18 09:44:39 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 403.100 635.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 402.100 630.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 402.100 628.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 403.900 624.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 408.700 623.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 408.900 619.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 408.500 610.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 408.500 616.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 408.100 621.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 404.300 619.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 399.900 637.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 400.100 639.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 395.700 641.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 395.300 644.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 375.700 640.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 374.500 637.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 372.100 633.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 367.100 635.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 367.100 641.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 at location ( 365.900 644.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_114 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_111 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_109 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47252 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC101_out_79_ FILLER_325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC103_out_78_ FILLER_714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC123_out_68_ FILLER_121. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_58_ FILLER_314. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC143_out_53_ FILLER_4500. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC1458_reset FILLER_50680. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC145_out_52_ FILLER_4500. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC145_out_52_ FILLER_4697. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_51_ FILLER_5088. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_50_ FILLER_4695. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_46_ FILLER_4496. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_40_ FILLER_5471. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC163_out_34_ FILLER_5087. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC165_out_33_ FILLER_4495. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC167_out_32_ FILLER_4108. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_26_ FILLER_7166. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_26_ FE_OFC713_out_31_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC179_out_8_ FILLER_5085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_3_ FILLER_4883. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55406 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1625.08 (MB), peak = 1914.32 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.720 451.890 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 435.320 451.890 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 432.520 446.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 433.320 448.290 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.120 446.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 441.520 457.290 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 440.520 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 433.520 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 433.920 460.890 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 435.520 462.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 432.875 440.910 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.720 459.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 470.520 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 474.120 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 477.120 453.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 466.520 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.120 450.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 462.720 455.490 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.320 453.690 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 453.920 459.090 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#86 routed nets are extracted.
#    86 (0.18%) extracted nets are partially routed.
#15 routed nets are imported.
#208 (0.44%) nets are without wires.
#46945 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47254.
#
#Number of eco nets is 86
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 18 09:44:47 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 18 09:44:48 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5418         681      170940    92.91%
#  Metal 2        V        5552         748      170940    11.76%
#  Metal 3        H        5512         587      170940     9.66%
#  Metal 4        V        5811         489      170940    10.32%
#  Metal 5        H        6099           0      170940     0.04%
#  Metal 6        V        6299           1      170940     0.04%
#  Metal 7        H        1237         286      170940     7.63%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37503       7.40%  1367520    16.54%
#
#  309 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1645.31 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1649.57 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1649.86 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.03 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1651.90 (MB), peak = 1914.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of nets with skipped attribute = 45361 (skipped).
#Total number of routable nets = 309.
#Total number of nets in the design = 47254.
#
#288 routable nets have only global wires.
#21 routable nets have only detail routed wires.
#45361 skipped nets have only detail routed wires.
#288 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                288               0  
#------------------------------------------------
#        Total                288               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                309                202           45159  
#-------------------------------------------------------------------
#        Total                309                202           45159  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.01%)   (0.01%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 37376 um.
#Total half perimeter of net bounding box = 14831 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 631 um.
#Total wire length on LAYER M3 = 21069 um.
#Total wire length on LAYER M4 = 15318 um.
#Total wire length on LAYER M5 = 352 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15567
#Total number of multi-cut vias = 73 (  0.5%)
#Total number of single cut vias = 15494 ( 99.5%)
#Up-Via Summary (total 15567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5646 ( 98.7%)        73 (  1.3%)       5719
#  Metal 2        4901 (100.0%)         0 (  0.0%)       4901
#  Metal 3        4855 (100.0%)         0 (  0.0%)       4855
#  Metal 4          90 (100.0%)         0 (  0.0%)         90
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15494 ( 99.5%)        73 (  0.5%)      15567 
#
#Total number of involved priority nets 288
#Maximum src to sink distance for priority net 398.5
#Average of max src_to_sink distance for priority net 38.9
#Average of ave src_to_sink distance for priority net 25.2
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1654.99 (MB), peak = 1914.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.68 (MB), peak = 1914.32 (MB)
#Start Track Assignment.
#Done with 1916 horizontal wires in 4 hboxes and 1004 vertical wires in 4 hboxes.
#Done with 15 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 38850 um.
#Total half perimeter of net bounding box = 14831 um.
#Total wire length on LAYER M1 = 1473 um.
#Total wire length on LAYER M2 = 634 um.
#Total wire length on LAYER M3 = 20997 um.
#Total wire length on LAYER M4 = 15379 um.
#Total wire length on LAYER M5 = 365 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15236
#Total number of multi-cut vias = 73 (  0.5%)
#Total number of single cut vias = 15163 ( 99.5%)
#Up-Via Summary (total 15236):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5494 ( 98.7%)        73 (  1.3%)       5567
#  Metal 2        4746 (100.0%)         0 (  0.0%)       4746
#  Metal 3        4833 (100.0%)         0 (  0.0%)       4833
#  Metal 4          88 (100.0%)         0 (  0.0%)         88
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15163 ( 99.5%)        73 (  0.5%)      15236 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1658.07 (MB), peak = 1914.32 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 44.84 (MB)
#Total memory = 1658.07 (MB)
#Peak memory = 1914.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 5 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1692.49 (MB), peak = 1914.32 (MB)
#    completing 20% with 5 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1686.79 (MB), peak = 1914.32 (MB)
#    completing 30% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1688.18 (MB), peak = 1914.32 (MB)
#    completing 40% with 8 violations
#    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1685.10 (MB), peak = 1914.32 (MB)
#    completing 50% with 12 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1698.21 (MB), peak = 1914.32 (MB)
#    completing 60% with 13 violations
#    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1698.16 (MB), peak = 1914.32 (MB)
#    completing 70% with 16 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1701.52 (MB), peak = 1914.32 (MB)
#    completing 80% with 18 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1701.52 (MB), peak = 1914.32 (MB)
#    completing 90% with 18 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1692.21 (MB), peak = 1914.32 (MB)
#    completing 100% with 18 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1688.25 (MB), peak = 1914.32 (MB)
# ECO: 2.0% of the total area was rechecked for DRC, and 10.9% required routing.
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   MinCut   Totals
#	M1            1       14        1        1       17
#	M2            1        0        0        0        1
#	Totals        2       14        1        1       18
#1637 out of 174368 instances need to be verified(marked ipoed).
#7.0% of the total area is being checked for drcs
#7.0% of the total area was checked
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            1       15        1       17
#	M2            1        0        0        1
#	Totals        2       15        1       18
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1686.20 (MB), peak = 1914.32 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.21 (MB), peak = 1914.32 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.65 (MB), peak = 1914.32 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.04 (MB), peak = 1914.32 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.08 (MB), peak = 1914.32 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.08 (MB), peak = 1914.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 32362 um.
#Total half perimeter of net bounding box = 14831 um.
#Total wire length on LAYER M1 = 110 um.
#Total wire length on LAYER M2 = 5959 um.
#Total wire length on LAYER M3 = 15761 um.
#Total wire length on LAYER M4 = 10305 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12610
#Total number of multi-cut vias = 298 (  2.4%)
#Total number of single cut vias = 12312 ( 97.6%)
#Up-Via Summary (total 12610):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5498 ( 94.9%)       298 (  5.1%)       5796
#  Metal 2        4246 (100.0%)         0 (  0.0%)       4246
#  Metal 3        2560 (100.0%)         0 (  0.0%)       2560
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12312 ( 97.6%)       298 (  2.4%)      12610 
#
#Total number of DRC violations = 1
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -10.93 (MB)
#Total memory = 1647.14 (MB)
#Peak memory = 1914.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -10.93 (MB)
#Total memory = 1647.14 (MB)
#Peak memory = 1914.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:09
#Increased memory = -46.98 (MB)
#Total memory = 1575.48 (MB)
#Peak memory = 1914.32 (MB)
#Number of warnings = 85
#Total number of warnings = 265
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 18 09:45:47 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 18 09:45:47 2025
#
#Generating timing data, please wait...
#45670 total nets, 309 already routed, 309 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1986.54 CPU=0:00:07.3 REAL=0:00:07.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1572.98 (MB), peak = 1914.32 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_6573.tif.gz ...
#Read in timing information for 358 ports, 39971 instances from timing file .timing_file_6573.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47252 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55406 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#202/45670 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1578.48 (MB), peak = 1914.32 (MB)
#Merging special wires...
#Number of eco nets is 1417
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 18 09:46:11 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 18 09:46:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5418         681      170940    92.91%
#  Metal 2        V        5552         748      170940    11.76%
#  Metal 3        H        5512         587      170940     9.66%
#  Metal 4        V        5811         489      170940    10.32%
#  Metal 5        H        6099           0      170940     0.04%
#  Metal 6        V        6299           1      170940     0.04%
#  Metal 7        H        1237         286      170940     7.63%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37503       7.40%  1367520    16.54%
#
#  309 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1598.80 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1602.61 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1616.04 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1627.64 (MB), peak = 1914.32 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1641.15 (MB), peak = 1914.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45670.
#Total number of nets in the design = 47254.
#
#44740 routable nets have only global wires.
#930 routable nets have only detail routed wires.
#202 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#309 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                202           44538  
#------------------------------------------------
#        Total                202           44538  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                309                202           45159  
#-------------------------------------------------------------------
#        Total                309                202           45159  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     47(0.26%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.26%)
#   Metal 2    807(0.53%)    196(0.13%)     78(0.05%)     11(0.01%)   (0.72%)
#   Metal 3    110(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 4     58(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1022(0.09%)    196(0.02%)     78(0.01%)     11(0.00%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.03% H + 0.18% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1237167 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 242 um.
#Total wire length on LAYER M2 = 262284 um.
#Total wire length on LAYER M3 = 386521 um.
#Total wire length on LAYER M4 = 207818 um.
#Total wire length on LAYER M5 = 248695 um.
#Total wire length on LAYER M6 = 89362 um.
#Total wire length on LAYER M7 = 22788 um.
#Total wire length on LAYER M8 = 19457 um.
#Total number of vias = 296780
#Total number of multi-cut vias = 298 (  0.1%)
#Total number of single cut vias = 296482 ( 99.9%)
#Up-Via Summary (total 296780):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149518 ( 99.8%)       298 (  0.2%)     149816
#  Metal 2       97030 (100.0%)         0 (  0.0%)      97030
#  Metal 3       29009 (100.0%)         0 (  0.0%)      29009
#  Metal 4       13162 (100.0%)         0 (  0.0%)      13162
#  Metal 5        4245 (100.0%)         0 (  0.0%)       4245
#  Metal 6        2135 (100.0%)         0 (  0.0%)       2135
#  Metal 7        1383 (100.0%)         0 (  0.0%)       1383
#-----------------------------------------------------------
#               296482 ( 99.9%)       298 (  0.1%)     296780 
#
#Max overcon = 14 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.07%.
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1641.19 (MB), peak = 1914.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.66 (MB), peak = 1914.32 (MB)
#Start Track Assignment.
#Done with 59416 horizontal wires in 4 hboxes and 59329 vertical wires in 4 hboxes.
#Done with 12254 horizontal wires in 4 hboxes and 10535 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1275930 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 29253 um.
#Total wire length on LAYER M2 = 260214 um.
#Total wire length on LAYER M3 = 395755 um.
#Total wire length on LAYER M4 = 207940 um.
#Total wire length on LAYER M5 = 250488 um.
#Total wire length on LAYER M6 = 89760 um.
#Total wire length on LAYER M7 = 22953 um.
#Total wire length on LAYER M8 = 19567 um.
#Total number of vias = 296780
#Total number of multi-cut vias = 298 (  0.1%)
#Total number of single cut vias = 296482 ( 99.9%)
#Up-Via Summary (total 296780):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149518 ( 99.8%)       298 (  0.2%)     149816
#  Metal 2       97030 (100.0%)         0 (  0.0%)      97030
#  Metal 3       29009 (100.0%)         0 (  0.0%)      29009
#  Metal 4       13162 (100.0%)         0 (  0.0%)      13162
#  Metal 5        4245 (100.0%)         0 (  0.0%)       4245
#  Metal 6        2135 (100.0%)         0 (  0.0%)       2135
#  Metal 7        1383 (100.0%)         0 (  0.0%)       1383
#-----------------------------------------------------------
#               296482 ( 99.9%)       298 (  0.1%)     296780 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1641.06 (MB), peak = 1914.32 (MB)
#
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = 71.97 (MB)
#Total memory = 1641.06 (MB)
#Peak memory = 1914.32 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 89 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1676.80 (MB), peak = 1914.32 (MB)
#    completing 20% with 100 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1676.39 (MB), peak = 1914.32 (MB)
#    completing 30% with 933 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1673.71 (MB), peak = 1914.32 (MB)
#    completing 40% with 5988 violations
#    cpu time = 00:02:02, elapsed time = 00:02:02, memory = 1678.72 (MB), peak = 1914.32 (MB)
#    completing 50% with 15163 violations
#    cpu time = 00:04:39, elapsed time = 00:04:39, memory = 1690.27 (MB), peak = 1914.32 (MB)
#    completing 60% with 19563 violations
#    cpu time = 00:06:02, elapsed time = 00:06:02, memory = 1692.75 (MB), peak = 1914.32 (MB)
#    completing 70% with 23957 violations
#    cpu time = 00:07:28, elapsed time = 00:07:28, memory = 1693.23 (MB), peak = 1914.32 (MB)
#    completing 80% with 27091 violations
#    cpu time = 00:08:26, elapsed time = 00:08:26, memory = 1699.99 (MB), peak = 1914.32 (MB)
#    completing 90% with 30460 violations
#    cpu time = 00:09:26, elapsed time = 00:09:26, memory = 1703.00 (MB), peak = 1914.32 (MB)
#    completing 100% with 30665 violations
#    cpu time = 00:09:31, elapsed time = 00:09:31, memory = 1675.45 (MB), peak = 1914.32 (MB)
#    number of violations = 30665
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          944      207     2661    11517     1779      887      533    18528
#	M2         5007     3984     2845        1        1        0      241    12079
#	M3            5        4       38        0        0        0        3       50
#	M4            0        0        4        0        0        0        1        5
#	M5            0        0        3        0        0        0        0        3
#	Totals     5956     4195     5551    11518     1780      887      778    30665
#cpu time = 00:09:32, elapsed time = 00:09:32, memory = 1675.45 (MB), peak = 1914.32 (MB)
#start 1st optimization iteration ...
#    completing 10% with 29775 violations
#    cpu time = 00:07:48, elapsed time = 00:07:48, memory = 2117.11 (MB), peak = 2141.23 (MB)
#    completing 20% with 28960 violations
#    cpu time = 00:13:11, elapsed time = 00:13:11, memory = 2071.21 (MB), peak = 2141.23 (MB)
#    completing 30% with 28220 violations
#    cpu time = 00:18:29, elapsed time = 00:18:28, memory = 2053.50 (MB), peak = 2141.23 (MB)
#    completing 40% with 27527 violations
#    cpu time = 00:23:34, elapsed time = 00:23:33, memory = 2120.50 (MB), peak = 2141.23 (MB)
#    completing 50% with 26746 violations
#    cpu time = 00:28:59, elapsed time = 00:28:59, memory = 1951.32 (MB), peak = 2141.23 (MB)
#    completing 60% with 25950 violations
#    cpu time = 00:35:18, elapsed time = 00:35:18, memory = 1856.48 (MB), peak = 2141.23 (MB)
#    completing 70% with 25035 violations
#    cpu time = 00:42:31, elapsed time = 00:42:30, memory = 1995.91 (MB), peak = 2176.03 (MB)
#    completing 80% with 24381 violations
#    cpu time = 00:45:54, elapsed time = 00:45:54, memory = 1950.64 (MB), peak = 2176.03 (MB)
#    completing 90% with 23861 violations
#    cpu time = 00:48:26, elapsed time = 00:48:25, memory = 1951.11 (MB), peak = 2176.03 (MB)
#    completing 100% with 23423 violations
#    cpu time = 00:50:31, elapsed time = 00:50:30, memory = 1916.73 (MB), peak = 2176.03 (MB)
#    number of violations = 23423
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2130      387     6814     3301      743      734      457    14566
#	M2         2739     3630     1430       23       71        0      591     8484
#	M3           44       25      209        8        2        0       64      352
#	M4            5        3        6        0        0        0        4       18
#	M5            0        0        2        0        0        0        1        3
#	Totals     4918     4045     8461     3332      816      734     1117    23423
#    number of process antenna violations = 1
#cpu time = 00:50:31, elapsed time = 00:50:30, memory = 1916.83 (MB), peak = 2176.03 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1283697 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 2945 um.
#Total wire length on LAYER M2 = 274633 um.
#Total wire length on LAYER M3 = 405643 um.
#Total wire length on LAYER M4 = 227233 um.
#Total wire length on LAYER M5 = 242540 um.
#Total wire length on LAYER M6 = 91957 um.
#Total wire length on LAYER M7 = 21020 um.
#Total wire length on LAYER M8 = 17727 um.
#Total number of vias = 358644
#Total number of multi-cut vias = 3291 (  0.9%)
#Total number of single cut vias = 355353 ( 99.1%)
#Up-Via Summary (total 358644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154185 ( 98.5%)      2412 (  1.5%)     156597
#  Metal 2      142879 (100.0%)         0 (  0.0%)     142879
#  Metal 3       40646 (100.0%)         0 (  0.0%)      40646
#  Metal 4       12780 (100.0%)         0 (  0.0%)      12780
#  Metal 5        2964 ( 77.1%)       879 ( 22.9%)       3843
#  Metal 6        1237 (100.0%)         0 (  0.0%)       1237
#  Metal 7         662 (100.0%)         0 (  0.0%)        662
#-----------------------------------------------------------
#               355353 ( 99.1%)      3291 (  0.9%)     358644 
#
#Total number of DRC violations = 23423
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14566
#Total number of violations on LAYER M2 = 8484
#Total number of violations on LAYER M3 = 352
#Total number of violations on LAYER M4 = 18
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 01:00:04
#Elapsed time = 01:00:03
#Increased memory = 25.54 (MB)
#Total memory = 1666.60 (MB)
#Peak memory = 2176.03 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 18 10:46:58 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.34 (MB), peak = 2176.03 (MB)
#
#Start Post Route Wire Spread.
#Done with 14072 horizontal wires in 7 hboxes and 11543 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1294081 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 2947 um.
#Total wire length on LAYER M2 = 276072 um.
#Total wire length on LAYER M3 = 409160 um.
#Total wire length on LAYER M4 = 230306 um.
#Total wire length on LAYER M5 = 244317 um.
#Total wire length on LAYER M6 = 92162 um.
#Total wire length on LAYER M7 = 21294 um.
#Total wire length on LAYER M8 = 17823 um.
#Total number of vias = 358644
#Total number of multi-cut vias = 3291 (  0.9%)
#Total number of single cut vias = 355353 ( 99.1%)
#Up-Via Summary (total 358644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154185 ( 98.5%)      2412 (  1.5%)     156597
#  Metal 2      142879 (100.0%)         0 (  0.0%)     142879
#  Metal 3       40646 (100.0%)         0 (  0.0%)      40646
#  Metal 4       12780 (100.0%)         0 (  0.0%)      12780
#  Metal 5        2964 ( 77.1%)       879 ( 22.9%)       3843
#  Metal 6        1237 (100.0%)         0 (  0.0%)       1237
#  Metal 7         662 (100.0%)         0 (  0.0%)        662
#-----------------------------------------------------------
#               355353 ( 99.1%)      3291 (  0.9%)     358644 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1747.20 (MB), peak = 2176.03 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1294081 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 2947 um.
#Total wire length on LAYER M2 = 276072 um.
#Total wire length on LAYER M3 = 409160 um.
#Total wire length on LAYER M4 = 230306 um.
#Total wire length on LAYER M5 = 244317 um.
#Total wire length on LAYER M6 = 92162 um.
#Total wire length on LAYER M7 = 21294 um.
#Total wire length on LAYER M8 = 17823 um.
#Total number of vias = 358644
#Total number of multi-cut vias = 3291 (  0.9%)
#Total number of single cut vias = 355353 ( 99.1%)
#Up-Via Summary (total 358644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154185 ( 98.5%)      2412 (  1.5%)     156597
#  Metal 2      142879 (100.0%)         0 (  0.0%)     142879
#  Metal 3       40646 (100.0%)         0 (  0.0%)      40646
#  Metal 4       12780 (100.0%)         0 (  0.0%)      12780
#  Metal 5        2964 ( 77.1%)       879 ( 22.9%)       3843
#  Metal 6        1237 (100.0%)         0 (  0.0%)       1237
#  Metal 7         662 (100.0%)         0 (  0.0%)        662
#-----------------------------------------------------------
#               355353 ( 99.1%)      3291 (  0.9%)     358644 
#
#
#Start DRC checking..
#    number of violations = 23848
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2166      392     6873     3334      758      741      496    14760
#	M2         2789     3715     1503       23       71        0      598     8699
#	M3           43       25      222        9        2        0       67      368
#	M4            5        3        6        0        0        0        4       18
#	M5            0        0        2        0        0        0        1        3
#	Totals     5003     4135     8606     3366      831      741     1166    23848
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1775.67 (MB), peak = 2176.03 (MB)
#CELL_VIEW fullchip,init has 23848 DRC violations
#Total number of DRC violations = 23848
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 1
#Total number of violations on LAYER M1 = 14760
#Total number of violations on LAYER M2 = 8699
#Total number of violations on LAYER M3 = 368
#Total number of violations on LAYER M4 = 18
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 425 DRCs
#
#Start Post Route via swapping..
#    number of violations = 23867
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2167      392     6876     3334      764      741      496    14770
#	M2         2789     3724     1503       23       71        0      598     8708
#	M3           43       25      222        9        2        0       67      368
#	M4            5        3        6        0        0        0        4       18
#	M5            0        0        2        0        0        0        1        3
#	Totals     5004     4144     8609     3366      837      741     1166    23867
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1676.41 (MB), peak = 2176.03 (MB)
#    number of violations = 23459
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2139      384     6822     3314      755      732      490    14636
#	M2         2759     3524     1498       24       71        0      576     8452
#	M3           42       24      215        8        2        0       60      351
#	M4            5        2        6        0        0        0        4       17
#	M5            0        0        2        0        0        0        1        3
#	Totals     4945     3934     8543     3346      828      732     1131    23459
#cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1678.79 (MB), peak = 2176.03 (MB)
#CELL_VIEW fullchip,init has 23459 DRC violations
#Total number of DRC violations = 23459
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 1
#Total number of violations on LAYER M1 = 14636
#Total number of violations on LAYER M2 = 8452
#Total number of violations on LAYER M3 = 351
#Total number of violations on LAYER M4 = 17
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 309
#Total wire length = 1294081 um.
#Total half perimeter of net bounding box = 1205972 um.
#Total wire length on LAYER M1 = 2947 um.
#Total wire length on LAYER M2 = 276072 um.
#Total wire length on LAYER M3 = 409160 um.
#Total wire length on LAYER M4 = 230306 um.
#Total wire length on LAYER M5 = 244317 um.
#Total wire length on LAYER M6 = 92162 um.
#Total wire length on LAYER M7 = 21294 um.
#Total wire length on LAYER M8 = 17823 um.
#Total number of vias = 358644
#Total number of multi-cut vias = 205997 ( 57.4%)
#Total number of single cut vias = 152647 ( 42.6%)
#Up-Via Summary (total 358644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      128542 ( 82.1%)     28055 ( 17.9%)     156597
#  Metal 2       20897 ( 14.6%)    121982 ( 85.4%)     142879
#  Metal 3        2806 (  6.9%)     37840 ( 93.1%)      40646
#  Metal 4         338 (  2.6%)     12442 ( 97.4%)      12780
#  Metal 5           6 (  0.2%)      3837 ( 99.8%)       3843
#  Metal 6          34 (  2.7%)      1203 ( 97.3%)       1237
#  Metal 7          24 (  3.6%)       638 ( 96.4%)        662
#-----------------------------------------------------------
#               152647 ( 42.6%)    205997 ( 57.4%)     358644 
#
#detailRoute Statistics:
#Cpu time = 01:03:33
#Elapsed time = 01:03:32
#Increased memory = 35.99 (MB)
#Total memory = 1677.05 (MB)
#Peak memory = 2176.03 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:04:43
#Elapsed time = 01:04:43
#Increased memory = 40.72 (MB)
#Total memory = 1592.75 (MB)
#Peak memory = 2176.03 (MB)
#Number of warnings = 1
#Total number of warnings = 266
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 18 10:50:30 2025
#
#routeDesign: cpu time = 01:05:53, elapsed time = 01:05:53, memory = 1537.57 (MB), peak = 2176.03 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=174368 and nets=47254 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/fullchip_6573_2PtDQy.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2073.0M)
Extracted 10.0003% (CPU Time= 0:00:01.6  MEM= 2141.3M)
Extracted 20.0003% (CPU Time= 0:00:02.0  MEM= 2141.3M)
Extracted 30.0002% (CPU Time= 0:00:02.3  MEM= 2141.3M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2141.3M)
Extracted 50.0003% (CPU Time= 0:00:03.1  MEM= 2141.3M)
Extracted 60.0002% (CPU Time= 0:00:03.4  MEM= 2145.3M)
Extracted 70.0004% (CPU Time= 0:00:04.1  MEM= 2145.3M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 2145.3M)
Extracted 90.0003% (CPU Time= 0:00:05.7  MEM= 2145.3M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 2145.3M)
Number of Extracted Resistors     : 927821
Number of Extracted Ground Cap.   : 898687
Number of Extracted Coupling Cap. : 1588708
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2133.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2133.309M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2101.0M, totSessionCpu=3:58:04 **
#Created 848 library cell signatures
#Created 47254 NETS and 0 SPECIALNETS signatures
#Created 174369 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1615.82 (MB), peak = 2176.03 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1615.99 (MB), peak = 2176.03 (MB)
Begin checking placement ... (start mem=2108.8M, init mem=2108.8M)
Overlapping with other instance:	79167
Orientation Violation:	86999
Placement Blockage Violation:	609
*info: Placed = 174368         (Fixed = 103)
*info: Unplaced = 0           
Placement Density:99.70%(1277534/1281377)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=2108.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39971

Instance distribution across the VT partitions:

 LVT : inst = 14249 (35.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14249 (35.6%)

 HVT : inst = 25718 (64.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25718 (64.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=174368 and nets=47254 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/fullchip_6573_2PtDQy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2093.0M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 2169.3M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 2169.3M)
Extracted 30.0002% (CPU Time= 0:00:02.4  MEM= 2169.3M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 2169.3M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 2169.3M)
Extracted 60.0002% (CPU Time= 0:00:03.5  MEM= 2173.3M)
Extracted 70.0004% (CPU Time= 0:00:04.2  MEM= 2173.3M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 2173.3M)
Extracted 90.0003% (CPU Time= 0:00:05.7  MEM= 2173.3M)
Extracted 100% (CPU Time= 0:00:07.6  MEM= 2173.3M)
Number of Extracted Resistors     : 927821
Number of Extracted Ground Cap.   : 898687
Number of Extracted Coupling Cap. : 1588708
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2153.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2153.293M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.1 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:00:49.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:49.1 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47254,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2225.34 CPU=0:00:19.1 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/.AAE_Lv1LfD/.AAE_6573/waveform.data...
*** CDM Built up (cpu=0:00:20.6  real=0:00:20.0  mem= 2225.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO-618: Total number of nets in the design is 47254,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2201.38 CPU=0:00:19.8 REAL=0:00:20.0)
*** CDM Built up (cpu=0:00:20.0  real=0:00:20.0  mem= 2201.4M) ***
*** Done Building Timing Graph (cpu=0:00:44.3 real=0:00:44.0 totSessionCpu=3:59:16 mem=2201.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2201.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2201.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2201.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2201.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.040 | -26.040 |  0.025  |
|           TNS (ns):| -6719.3 | -6719.3 |  0.000  |
|    Violating Paths:|  2938   |  2938   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.880%
       (99.700% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 2110.5M, totSessionCpu=3:59:17 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2177.23M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 305 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     6   |     6   | -26.04 |          0|          0|          0|  99.70  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.04 |          6|          0|          0|  99.70  |   0:00:01.0|    2424.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.04 |          0|          0|          0|  99.70  |   0:00:00.0|    2424.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 309 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2424.9M) ***

*** Starting refinePlace (3:59:27 mem=2479.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2479.1MB
*** Finished refinePlace (3:59:27 mem=2479.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 2300.3M, totSessionCpu=3:59:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2300.32M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2300.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2300.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2310.3M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2310.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2300.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.040 | -26.040 |  0.025  |
|           TNS (ns):| -6719.3 | -6719.3 |  0.000  |
|    Violating Paths:|  2938   |  2938   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.882%
       (99.702% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2310.3M
**optDesign ... cpu = 0:01:25, real = 0:01:24, mem = 2300.3M, totSessionCpu=3:59:29 **
*** Timing NOT met, worst failing slack is -26.040
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 305 clock nets excluded from IPO operation.
*info: 305 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.040 TNS Slack -6719.317 Density 99.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.040|  -26.040|-6719.317|-6719.317|    99.70%|   0:00:00.0| 2367.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.023|  -26.023|-6718.973|-6718.973|    99.70%|   0:00:00.0| 2369.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.006|  -26.006|-6720.194|-6720.194|    99.70%|   0:00:01.0| 2370.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.997|  -25.997|-6720.001|-6720.001|    99.70%|   0:00:01.0| 2373.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.988|  -25.988|-6719.832|-6719.832|    99.70%|   0:00:00.0| 2373.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -25.980|  -25.980|-6719.681|-6719.681|    99.70%|   0:00:00.0| 2373.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.092|  -25.092|-6025.364|-6025.364|    99.70%|   0:00:11.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.065|  -25.065|-6024.437|-6024.437|    99.70%|   0:00:00.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.049|  -25.049|-6024.509|-6024.509|    99.70%|   0:00:00.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.044|  -25.044|-6024.440|-6024.440|    99.70%|   0:00:01.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.039|  -25.039|-6024.406|-6024.406|    99.70%|   0:00:00.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.026|  -25.026|-6024.297|-6024.297|    99.70%|   0:00:00.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.020|  -25.020|-6024.155|-6024.155|    99.70%|   0:00:03.0| 2440.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.020|  -25.020|-6024.136|-6024.136|    99.70%|   0:00:01.0| 2437.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.020|  -25.020|-6024.136|-6024.136|    99.70%|   0:00:08.0| 2437.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.1 real=0:00:26.0 mem=2437.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.2 real=0:00:26.0 mem=2437.8M) ***
** GigaOpt Optimizer WNS Slack -25.020 TNS Slack -6024.136 Density 99.70
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:27.1 real=0:00:27.0 mem=2437.8M) ***
*** Starting refinePlace (4:00:03 mem=2418.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2418.8MB
*** Finished refinePlace (4:00:03 mem=2418.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.020 TNS Slack -6024.136 Density 99.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.020|  -25.020|-6024.136|-6024.136|    99.71%|   0:00:00.0| 2418.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.020|  -25.020|-6023.554|-6023.554|    99.71%|   0:00:01.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -25.020|  -25.020|-6022.825|-6022.825|    99.71%|   0:00:00.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_14_/D |
| -25.020|  -25.020|-6022.708|-6022.708|    99.71%|   0:00:01.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -25.020|  -25.020|-6022.170|-6022.170|    99.71%|   0:00:01.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -25.020|  -25.020|-6021.942|-6021.942|    99.71%|   0:00:01.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -25.020|  -25.020|-6021.685|-6021.685|    99.71%|   0:00:02.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -25.020|  -25.020|-6021.685|-6021.685|    99.71%|   0:00:00.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -25.020|  -25.020|-6021.663|-6021.663|    99.71%|   0:00:01.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -25.019|  -25.019|-6021.644|-6021.644|    99.71%|   0:00:00.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -25.019|  -25.019|-6021.644|-6021.644|    99.71%|   0:00:01.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -25.019|  -25.019|-6021.623|-6021.623|    99.71%|   0:00:00.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -25.019|  -25.019|-6021.623|-6021.623|    99.71%|   0:00:01.0| 2419.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -25.019|  -25.019|-6021.623|-6021.623|    99.71%|   0:00:01.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -25.019|  -25.019|-6021.623|-6021.623|    99.71%|   0:00:00.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -25.019|  -25.019|-6021.623|-6021.623|    99.71%|   0:00:01.0| 2438.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.019|  -25.019|-6021.319|-6021.319|    99.71%|   0:00:13.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -25.019|  -25.019|-6016.921|-6016.921|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -25.019|  -25.019|-6009.001|-6009.001|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -25.019|  -25.019|-6007.707|-6007.707|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -25.019|  -25.019|-6003.775|-6003.775|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -25.019|  -25.019|-6001.975|-6001.975|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -25.019|  -25.019|-6001.940|-6001.940|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -25.019|  -25.019|-6000.645|-6000.645|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -25.019|  -25.019|-5998.414|-5998.414|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -25.019|  -25.019|-5997.925|-5997.925|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -25.019|  -25.019|-5997.454|-5997.454|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.019|  -25.019|-5996.732|-5996.732|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.019|  -25.019|-5995.770|-5995.770|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.019|  -25.019|-5993.470|-5993.470|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -25.019|  -25.019|-5993.354|-5993.354|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -25.019|  -25.019|-5993.149|-5993.149|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -25.019|  -25.019|-5990.797|-5990.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -25.019|  -25.019|-5990.268|-5990.268|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -25.019|  -25.019|-5988.292|-5988.292|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -25.019|  -25.019|-5987.397|-5987.397|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -25.019|  -25.019|-5986.962|-5986.962|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -25.019|  -25.019|-5984.760|-5984.760|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -25.019|  -25.019|-5983.797|-5983.797|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
| -25.019|  -25.019|-5983.771|-5983.771|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -25.019|  -25.019|-5983.534|-5983.534|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -25.019|  -25.019|-5983.118|-5983.118|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -25.019|  -25.019|-5982.832|-5982.832|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -25.019|  -25.019|-5982.654|-5982.654|    99.71%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
| -25.019|  -25.019|-5982.388|-5982.388|    99.71%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
| -25.019|  -25.019|-5981.253|-5981.253|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
| -25.019|  -25.019|-5981.219|-5981.219|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
| -25.019|  -25.019|-5978.928|-5978.928|    99.72%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -25.019|  -25.019|-5978.496|-5978.496|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -25.019|  -25.019|-5975.437|-5975.437|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -25.019|  -25.019|-5975.234|-5975.234|    99.72%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -25.019|  -25.019|-5975.161|-5975.161|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -25.019|  -25.019|-5973.594|-5973.594|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.019|  -25.019|-5973.463|-5973.463|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
| -25.019|  -25.019|-5972.836|-5972.836|    99.72%|   0:00:00.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -25.019|  -25.019|-5972.755|-5972.755|    99.72%|   0:00:01.0| 2476.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -25.019|  -25.019|-5972.513|-5972.513|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -25.019|  -25.019|-5972.370|-5972.370|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -25.019|  -25.019|-5970.927|-5970.927|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -25.019|  -25.019|-5970.696|-5970.696|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
| -25.019|  -25.019|-5970.601|-5970.601|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
| -25.019|  -25.019|-5970.558|-5970.558|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -25.019|  -25.019|-5970.524|-5970.524|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -25.019|  -25.019|-5970.507|-5970.507|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -25.019|  -25.019|-5970.484|-5970.484|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -25.019|  -25.019|-5970.393|-5970.393|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -25.019|  -25.019|-5969.958|-5969.958|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -25.019|  -25.019|-5969.941|-5969.941|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -25.019|  -25.019|-5969.747|-5969.747|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -25.019|  -25.019|-5969.722|-5969.722|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -25.019|  -25.019|-5969.687|-5969.687|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -25.019|  -25.019|-5969.330|-5969.330|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -25.019|  -25.019|-5969.292|-5969.292|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -25.019|  -25.019|-5968.912|-5968.912|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
| -25.019|  -25.019|-5968.812|-5968.812|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -25.019|  -25.019|-5968.756|-5968.756|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -25.019|  -25.019|-5968.549|-5968.549|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -25.019|  -25.019|-5968.452|-5968.452|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -25.019|  -25.019|-5968.341|-5968.341|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -25.019|  -25.019|-5968.320|-5968.320|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -25.019|  -25.019|-5965.400|-5965.400|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -25.019|  -25.019|-5965.384|-5965.384|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -25.019|  -25.019|-5965.333|-5965.333|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
| -25.019|  -25.019|-5964.523|-5964.523|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -25.019|  -25.019|-5964.460|-5964.460|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -25.019|  -25.019|-5963.964|-5963.964|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
| -25.019|  -25.019|-5963.905|-5963.905|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
| -25.019|  -25.019|-5963.666|-5963.666|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -25.019|  -25.019|-5963.613|-5963.613|    99.72%|   0:00:01.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -25.019|  -25.019|-5963.345|-5963.345|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -25.019|  -25.019|-5962.792|-5962.792|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -25.019|  -25.019|-5962.353|-5962.353|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -25.019|  -25.019|-5962.101|-5962.101|    99.72%|   0:00:00.0| 2473.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -25.019|  -25.019|-5962.060|-5962.060|    99.72%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -25.019|  -25.019|-5962.005|-5962.005|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -25.019|  -25.019|-5961.073|-5961.073|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
| -25.019|  -25.019|-5961.058|-5961.058|    99.72%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -25.019|  -25.019|-5961.017|-5961.017|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -25.019|  -25.019|-5960.649|-5960.649|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -25.019|  -25.019|-5960.212|-5960.212|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -25.019|  -25.019|-5960.175|-5960.175|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -25.019|  -25.019|-5960.160|-5960.160|    99.72%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -25.019|  -25.019|-5960.123|-5960.123|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -25.019|  -25.019|-5960.099|-5960.099|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -25.019|  -25.019|-5960.025|-5960.025|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -25.019|  -25.019|-5960.004|-5960.004|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -25.019|  -25.019|-5959.686|-5959.686|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -25.019|  -25.019|-5959.667|-5959.667|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -25.019|  -25.019|-5958.214|-5958.214|    99.72%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
| -25.019|  -25.019|-5957.919|-5957.919|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -25.019|  -25.019|-5957.466|-5957.466|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.019|  -25.019|-5957.300|-5957.300|    99.72%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.019|  -25.019|-5957.281|-5957.281|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.019|  -25.019|-5956.778|-5956.778|    99.73%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -25.019|  -25.019|-5956.204|-5956.204|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -25.019|  -25.019|-5956.070|-5956.070|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -25.019|  -25.019|-5955.718|-5955.718|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.019|  -25.019|-5955.641|-5955.641|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -25.019|  -25.019|-5955.534|-5955.534|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -25.019|  -25.019|-5955.465|-5955.465|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -25.019|  -25.019|-5954.918|-5954.918|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.019|  -25.019|-5954.821|-5954.821|    99.73%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -25.019|  -25.019|-5954.598|-5954.598|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -25.019|  -25.019|-5954.843|-5954.843|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -25.019|  -25.019|-5954.723|-5954.723|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -25.019|  -25.019|-5954.704|-5954.704|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
| -25.019|  -25.019|-5954.704|-5954.704|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -25.019|  -25.019|-5954.682|-5954.682|    99.73%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -25.019|  -25.019|-5954.101|-5954.101|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.019|  -25.019|-5954.083|-5954.083|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -25.019|  -25.019|-5953.984|-5953.984|    99.73%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -25.019|  -25.019|-5953.848|-5953.848|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -25.019|  -25.019|-5953.800|-5953.800|    99.73%|   0:00:01.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -25.019|  -25.019|-5953.609|-5953.609|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -25.019|  -25.019|-5953.584|-5953.584|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -25.019|  -25.019|-5950.336|-5950.336|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -25.019|  -25.019|-5950.304|-5950.304|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -25.019|  -25.019|-5950.223|-5950.223|    99.73%|   0:00:01.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
| -25.019|  -25.019|-5950.162|-5950.162|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
| -25.019|  -25.019|-5950.052|-5950.052|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -25.019|  -25.019|-5949.386|-5949.386|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
| -25.019|  -25.019|-5949.338|-5949.338|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.019|  -25.019|-5949.338|-5949.338|    99.73%|   0:00:00.0| 2461.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.4 real=0:00:54.0 mem=2461.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:54.6 real=0:00:54.0 mem=2461.7M) ***
** GigaOpt Optimizer WNS Slack -25.019 TNS Slack -5949.338 Density 99.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 316 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 168 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:56.0 real=0:00:56.0 mem=2461.7M) ***
*** Starting refinePlace (4:01:06 mem=2442.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2442.6MB
*** Finished refinePlace (4:01:06 mem=2442.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2326.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2326.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2334.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2334.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.019 | -25.019 |  0.025  |
|           TNS (ns):| -5949.4 | -5949.4 |  0.000  |
|    Violating Paths:|  2747   |  2747   |    0    |
|          All Paths:|  7614   |  7444   |  5000   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.913%
       (99.733% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2334.2M
Info: 331 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1973.04MB/1973.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1973.04MB/1973.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1973.04MB/1973.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 10:53:49 (2025-Mar-18 17:53:49 GMT)
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 10%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 20%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 30%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 40%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 50%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 60%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 70%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 80%
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT): 90%

Finished Levelizing
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT)

Starting Activity Propagation
2025-Mar-18 10:53:50 (2025-Mar-18 17:53:50 GMT)
2025-Mar-18 10:53:51 (2025-Mar-18 17:53:51 GMT): 10%
2025-Mar-18 10:53:51 (2025-Mar-18 17:53:51 GMT): 20%

Finished Activity Propagation
2025-Mar-18 10:53:52 (2025-Mar-18 17:53:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1973.19MB/1973.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 10:53:52 (2025-Mar-18 17:53:52 GMT)
 ... Calculating switching power
2025-Mar-18 10:53:52 (2025-Mar-18 17:53:52 GMT): 10%
2025-Mar-18 10:53:53 (2025-Mar-18 17:53:53 GMT): 20%
2025-Mar-18 10:53:53 (2025-Mar-18 17:53:53 GMT): 30%
2025-Mar-18 10:53:53 (2025-Mar-18 17:53:53 GMT): 40%
2025-Mar-18 10:53:53 (2025-Mar-18 17:53:53 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 10:53:54 (2025-Mar-18 17:53:54 GMT): 60%
2025-Mar-18 10:53:57 (2025-Mar-18 17:53:57 GMT): 70%
2025-Mar-18 10:53:59 (2025-Mar-18 17:53:59 GMT): 80%
2025-Mar-18 10:54:00 (2025-Mar-18 17:54:00 GMT): 90%

Finished Calculating power
2025-Mar-18 10:54:01 (2025-Mar-18 17:54:01 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1973.54MB/1973.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1973.54MB/1973.54MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1973.54MB/1973.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 10:54:01 (2025-Mar-18 17:54:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      113.00991574 	   61.8540%
Total Switching Power:      60.56375455 	   33.1485%
Total Leakage Power:         9.13065532 	    4.9975%
Total Power:               182.70432557
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.35       3.372      0.3103       49.03       26.84
Macro                                  0        1.23       7.372       8.602       4.708
IO                                     0           0     7.6e-07     7.6e-07    4.16e-07
Combinational                      61.76        47.8       1.408         111       60.73
Clock (Combinational)              5.902       8.161     0.04069        14.1       7.719
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                113       60.56       9.131       182.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        113       60.56       9.131       182.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.227       7.869     0.03587       13.13       7.188
-----------------------------------------------------------------------------------------
Total                              5.227       7.869     0.03587       13.13       7.188
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4659
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.41275e-10 F
* 		Total instances in design: 174496
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134397
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1987.20MB/1987.20MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -25.019  TNS Slack -5949.388 Density 99.73
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.73%|        -| -25.019|-5949.388|   0:00:00.0| 2607.0M|
|    99.70%|      801| -25.002|-5946.902|   0:00:23.0| 2607.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -25.002  TNS Slack -5946.902 Density 99.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 168 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:25.5) (real = 0:00:26.0) **
*** Starting refinePlace (4:01:48 mem=2563.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2563.1MB
*** Finished refinePlace (4:01:48 mem=2563.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:03:45, real = 0:03:44, mem = 2326.4M, totSessionCpu=4:01:48 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2326.43M, totSessionCpu=4:01:49 .
**optDesign ... cpu = 0:03:45, real = 0:03:44, mem = 2326.4M, totSessionCpu=4:01:49 **

Info: 331 clock nets excluded from IPO operation.
Info: 331 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.002|  -25.002|-5946.902|-5946.902|    99.70%|   0:00:00.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2477.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2477.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 168 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2067.72MB/2067.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2067.72MB/2067.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2067.72MB/2067.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-18 10:54:35 (2025-Mar-18 17:54:35 GMT)
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 10%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 20%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 30%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 40%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 50%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 60%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 70%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 80%
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT): 90%

Finished Levelizing
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT)

Starting Activity Propagation
2025-Mar-18 10:54:36 (2025-Mar-18 17:54:36 GMT)
2025-Mar-18 10:54:37 (2025-Mar-18 17:54:37 GMT): 10%
2025-Mar-18 10:54:37 (2025-Mar-18 17:54:37 GMT): 20%

Finished Activity Propagation
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2067.72MB/2067.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT)
 ... Calculating switching power
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT): 10%
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT): 20%
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT): 30%
2025-Mar-18 10:54:38 (2025-Mar-18 17:54:38 GMT): 40%
2025-Mar-18 10:54:39 (2025-Mar-18 17:54:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-18 10:54:40 (2025-Mar-18 17:54:40 GMT): 60%
2025-Mar-18 10:54:43 (2025-Mar-18 17:54:43 GMT): 70%
2025-Mar-18 10:54:45 (2025-Mar-18 17:54:45 GMT): 80%
2025-Mar-18 10:54:46 (2025-Mar-18 17:54:46 GMT): 90%

Finished Calculating power
2025-Mar-18 10:54:46 (2025-Mar-18 17:54:46 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=2067.72MB/2067.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2067.72MB/2067.72MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=2067.72MB/2067.72MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-18 10:54:46 (2025-Mar-18 17:54:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.28787188 	   61.8014%
Total Switching Power:      60.28461531 	   33.1796%
Total Leakage Power:         9.11906961 	    5.0190%
Total Power:               181.69155674
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.35       3.369      0.3103       49.03       26.99
Macro                                  0        1.23       7.372       8.602       4.735
IO                                     0           0     7.6e-07     7.6e-07   4.183e-07
Combinational                      61.03       47.52       1.396         110       60.52
Clock (Combinational)              5.902       8.161     0.04069        14.1       7.762
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.3       60.28       9.119       181.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.3       60.28       9.119       181.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.227       7.869     0.03587       13.13       7.228
-----------------------------------------------------------------------------------------
Total                              5.227       7.869     0.03587       13.13       7.228
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance (sram_w16): 	    0.4659
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.40201e-10 F
* 		Total instances in design: 174496
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134397
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2068.49MB/2068.49MB)

*** Finished Leakage Power Optimization (cpu=0:00:46, real=0:00:46, mem=2326.14M, totSessionCpu=4:02:08).
**ERROR: (IMPOPT-310):	Design density (99.70%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=4:02:09 mem=2326.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47382,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.5 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/.AAE_Lv1LfD/.AAE_6573/waveform.data...
*** CDM Built up (cpu=0:00:20.1  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47382,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:24.0 totSessionCpu=0:01:17 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.8 real=0:00:26.0 totSessionCpu=0:01:17 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [65319 node(s), 87590 edge(s), 1 view(s)] (fixHold) cpu=0:00:29.3 real=0:00:29.0 totSessionCpu=0:01:19 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/coe_eosdata_aDw9oR/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:28.1 real=0:00:29.0 totSessionCpu=4:02:37 mem=2326.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2326.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2334.1M
Loading timing data from /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/coe_eosdata_aDw9oR/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2334.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2334.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2334.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.002 | -25.002 |  0.034  |
|           TNS (ns):| -5946.9 | -5946.9 |  0.000  |
|    Violating Paths:|  2745   |  2745   |    0    |
|          All Paths:|  7614   |  7444   |  5000   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.172  | -1.172  |  0.000  |
|           TNS (ns):|-118.669 |-118.669 |  0.000  |
|    Violating Paths:|   137   |   137   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.876%
       (99.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:36, real = 0:04:37, mem = 2336.1M, totSessionCpu=4:02:40 **
*info: Run optDesign holdfix with 1 thread.
Info: 331 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:32.7 real=0:00:34.0 totSessionCpu=4:02:41 mem=2469.7M density=99.696% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1715
      TNS :    -118.6692
      #VP :          137
  Density :      99.696%
------------------------------------------------------------------------------------------
 cpu=0:00:33.9 real=0:00:35.0 totSessionCpu=4:02:42 mem=2469.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1715
      TNS :    -118.6692
      #VP :          137
  Density :      99.696%
------------------------------------------------------------------------------------------
 cpu=0:00:34.2 real=0:00:35.0 totSessionCpu=4:02:43 mem=2469.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:34.5 real=0:00:36.0 totSessionCpu=4:02:43 mem=2469.7M density=99.696% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14812 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:34.7 real=0:00:36.0 totSessionCpu=4:02:43 mem=2469.7M density=99.696%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -25.002 ns
Total 0 nets layer assigned (1.7).
GigaOpt: setting up router preferences
        design wns: -25.0023
        slack threshold: -23.5823
GigaOpt: 68 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1411 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -25.002 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -25.0023
        slack threshold: -23.5823
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1411 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2401.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2401.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2401.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2401.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.002 | -25.002 |  0.034  |
|           TNS (ns):| -5946.9 | -5946.9 |  0.000  |
|    Violating Paths:|  2745   |  2745   |    0    |
|          All Paths:|  7614   |  7444   |  5000   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.876%
       (99.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2401.7M
**optDesign ... cpu = 0:04:45, real = 0:04:45, mem = 2261.1M, totSessionCpu=4:02:49 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 18 10:55:29 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_ connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_15 at location ( 630.100 786.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_ connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_15 at location ( 612.700 792.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_66 at location ( 563.500 905.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_66 at location ( 557.100 907.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_7 at location ( 519.700 864.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_ connects to NET core_instance/CTS_110 at location ( 676.700 749.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_ connects to NET core_instance/CTS_108 at location ( 636.100 783.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_108 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_ connects to NET core_instance/CTS_107 at location ( 646.500 892.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 at location ( 528.900 1083.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_ connects to NET core_instance/CTS_98 at location ( 427.700 516.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_ connects to NET core_instance/CTS_98 at location ( 427.700 516.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_ connects to NET core_instance/CTS_98 at location ( 415.500 514.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 513.700 498.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 525.100 489.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC9532_n_19_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN9532_n_19_ at location ( 387.700 630.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN9532_n_19_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC9532_n_19_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN9529_n_19_ at location ( 386.900 630.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN9529_n_19_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OCPC9325_q_temp_429_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_281 at location ( 546.700 889.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_281 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC9259_q_temp_979_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9259_q_temp_979_ at location ( 521.100 531.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN9259_q_temp_979_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC9258_q_temp_979_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN9258_q_temp_979_ at location ( 527.700 533.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN9258_q_temp_979_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC9194_n_75_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN9194_n_75_ at location ( 402.500 602.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN9194_n_75_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_273 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN9037_n_29_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN9035_n_29_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN8900_n1082 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OCPN8822_FE_OFN1019_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 139 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 298
#  Number of instances deleted (including moved) = 1932
#  Number of instances resized = 866
#  Number of instances with same cell size swap = 16
#  Number of instances with different orientation = 4
#  Number of instances with pin swaps = 34
#  Total number of placement changes (moved instances are counted twice) = 3100
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47380 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC101_out_79_ FILLER_325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC103_out_78_ FILLER_714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC123_out_68_ FILLER_121. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_58_ FILLER_314. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC143_out_53_ FILLER_4500. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC1458_reset FILLER_50680. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC145_out_52_ FILLER_4500. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC145_out_52_ FILLER_4697. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_51_ FILLER_5088. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_50_ FILLER_4695. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_46_ FILLER_4496. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_40_ FILLER_5471. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC163_out_34_ FILLER_5087. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC165_out_33_ FILLER_4495. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC167_out_32_ FILLER_4108. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_26_ FILLER_7166. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_26_ FE_OFC713_out_31_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC179_out_8_ FILLER_5085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_3_ FILLER_4883. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55197 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1411/45798 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1866.16 (MB), peak = 2176.03 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 667.715 104.500 ) on M1 for NET FE_PDN9792_out_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 645.920 892.910 ) on M1 for NET core_instance/CTS_107. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 635.520 783.090 ) on M1 for NET core_instance/CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 676.320 748.910 ) on M1 for NET core_instance/CTS_110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 427.520 516.690 ) on M1 for NET core_instance/CTS_98. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.475 515.090 ) on M1 for NET core_instance/CTS_98. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 727.800 844.200 ) on M1 for NET core_instance/FE_OCPN8400_FE_OFN6934_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A4 at ( 726.745 847.900 ) on M1 for NET core_instance/FE_OCPN8400_FE_OFN6934_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A4 at ( 726.145 846.100 ) on M1 for NET core_instance/FE_OCPN8400_FE_OFN6934_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 734.200 700.200 ) on M1 for NET core_instance/FE_OCPN8402_FE_OFN6934_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 720.530 865.900 ) on M1 for NET core_instance/FE_OFN1655_array_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 724.330 741.700 ) on M1 for NET core_instance/FE_OFN1752_array_out_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 723.730 727.300 ) on M1 for NET core_instance/FE_OFN1752_array_out_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 701.730 927.100 ) on M1 for NET core_instance/FE_OFN1987_array_out_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 714.130 941.500 ) on M1 for NET core_instance/FE_OFN2012_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 515.330 410.500 ) on M1 for NET core_instance/FE_OFN2096_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 513.530 410.500 ) on M1 for NET core_instance/FE_OFN2096_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 516.530 455.500 ) on M1 for NET core_instance/FE_OFN2096_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 596.730 946.915 ) on M1 for NET core_instance/FE_OFN2144_array_out_25_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 722.330 822.700 ) on M1 for NET core_instance/FE_OFN2145_array_out_25_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[56]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_2__fifo_instance/q8[5]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/ofifo_inst/col_idx_6__fifo_instance/q11[6]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN8145_n3413. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/sfp_instance/abs[63]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3314. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2739 routed nets are extracted.
#    1636 (3.45%) extracted nets are partially routed.
#43009 routed nets are imported.
#50 (0.11%) nets are without wires.
#1584 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47382.
#
#Selecting nets for post-route si or timing fixing.
#  12 nets with si or timing constraints have been selected for re-routing.
#  12 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 12 nets with si or timing constraints have been deleted. These nets will be re-routed.
#Number of eco nets is 1624
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 18 10:55:37 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 18 10:55:40 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5418         681      170940    92.92%
#  Metal 2        V        5552         748      170940    11.76%
#  Metal 3        H        5512         587      170940     9.66%
#  Metal 4        V        5811         489      170940    10.32%
#  Metal 5        H        6099           0      170940     0.04%
#  Metal 6        V        6299           1      170940     0.04%
#  Metal 7        H        1237         286      170940     7.63%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37503       7.40%  1367520    16.55%
#
#  415 nets (0.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1881.15 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1881.23 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1900.70 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1905.33 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1904.72 (MB), peak = 2176.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45798.
#Total number of nets in the design = 47382.
#
#1666 routable nets have only global wires.
#44132 routable nets have only detail routed wires.
#106 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#512 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 75                 31            1560  
#-------------------------------------------------------------------
#        Total                 75                 31            1560  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                415                203           45180  
#-------------------------------------------------------------------
#        Total                415                203           45180  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     37(0.02%)      9(0.01%)   (0.03%)
#   Metal 3     12(0.01%)      1(0.00%)   (0.01%)
#   Metal 4      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     50(0.00%)     10(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1295516 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 2911 um.
#Total wire length on LAYER M2 = 276526 um.
#Total wire length on LAYER M3 = 410001 um.
#Total wire length on LAYER M4 = 230744 um.
#Total wire length on LAYER M5 = 244028 um.
#Total wire length on LAYER M6 = 92091 um.
#Total wire length on LAYER M7 = 21342 um.
#Total wire length on LAYER M8 = 17873 um.
#Total number of vias = 358630
#Total number of multi-cut vias = 205223 ( 57.2%)
#Total number of single cut vias = 153407 ( 42.8%)
#Up-Via Summary (total 358630):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      128560 ( 82.2%)     27862 ( 17.8%)     156422
#  Metal 2       21319 ( 14.9%)    121508 ( 85.1%)     142827
#  Metal 3        2983 (  7.3%)     37780 ( 92.7%)      40763
#  Metal 4         394 (  3.1%)     12414 ( 96.9%)      12808
#  Metal 5          44 (  1.1%)      3826 ( 98.9%)       3870
#  Metal 6          58 (  4.6%)      1198 ( 95.4%)       1256
#  Metal 7          49 (  7.2%)       635 ( 92.8%)        684
#-----------------------------------------------------------
#               153407 ( 42.8%)    205223 ( 57.2%)     358630 
#
#Total number of involved priority nets 57
#Maximum src to sink distance for priority net 127.6
#Average of max src_to_sink distance for priority net 30.4
#Average of ave src_to_sink distance for priority net 23.1
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1905.09 (MB), peak = 2176.03 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.67 (MB), peak = 2176.03 (MB)
#Start Track Assignment.
#Done with 273 horizontal wires in 4 hboxes and 402 vertical wires in 4 hboxes.
#Done with 20 horizontal wires in 4 hboxes and 36 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1295786 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 3056 um.
#Total wire length on LAYER M2 = 276536 um.
#Total wire length on LAYER M3 = 410076 um.
#Total wire length on LAYER M4 = 230757 um.
#Total wire length on LAYER M5 = 244045 um.
#Total wire length on LAYER M6 = 92091 um.
#Total wire length on LAYER M7 = 21346 um.
#Total wire length on LAYER M8 = 17880 um.
#Total number of vias = 358580
#Total number of multi-cut vias = 205223 ( 57.2%)
#Total number of single cut vias = 153357 ( 42.8%)
#Up-Via Summary (total 358580):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      128532 ( 82.2%)     27862 ( 17.8%)     156394
#  Metal 2       21299 ( 14.9%)    121508 ( 85.1%)     142807
#  Metal 3        2981 (  7.3%)     37780 ( 92.7%)      40761
#  Metal 4         394 (  3.1%)     12414 ( 96.9%)      12808
#  Metal 5          44 (  1.1%)      3826 ( 98.9%)       3870
#  Metal 6          58 (  4.6%)      1198 ( 95.4%)       1256
#  Metal 7          49 (  7.2%)       635 ( 92.8%)        684
#-----------------------------------------------------------
#               153357 ( 42.8%)    205223 ( 57.2%)     358580 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1974.43 (MB), peak = 2176.03 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 104.98 (MB)
#Total memory = 1974.43 (MB)
#Peak memory = 2176.03 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 23046 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.84 (MB), peak = 2176.03 (MB)
#    completing 20% with 23047 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1927.91 (MB), peak = 2176.03 (MB)
#    completing 30% with 23071 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1938.12 (MB), peak = 2176.03 (MB)
#    completing 40% with 23213 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1941.21 (MB), peak = 2176.03 (MB)
#    completing 50% with 23303 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1940.79 (MB), peak = 2176.03 (MB)
#    completing 60% with 23361 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1946.45 (MB), peak = 2176.03 (MB)
#    completing 70% with 23447 violations
#    cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1956.16 (MB), peak = 2176.03 (MB)
#    completing 80% with 23480 violations
#    cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1949.33 (MB), peak = 2176.03 (MB)
#    completing 90% with 23532 violations
#    cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1957.61 (MB), peak = 2176.03 (MB)
#    completing 100% with 23531 violations
#    cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1956.22 (MB), peak = 2176.03 (MB)
# ECO: 3.7% of the total area was rechecked for DRC, and 7.5% required routing.
#    number of violations = 23531
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2214      401     6810     3423      702      740      463    14753
#	M2         2832     3520     1464       31       59        0      522     8428
#	M3           47       29      182       11        2        0       57      328
#	M4            7        4        5        0        0        0        2       18
#	M5            0        0        2        0        0        0        1        3
#	M6            0        0        1        0        0        0        0        1
#	Totals     5100     3954     8464     3465      763      740     1045    23531
#1168 out of 174496 instances need to be verified(marked ipoed).
#4.7% of the total area is being checked for drcs
#4.7% of the total area was checked
#    number of violations = 24450
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2346      428     6951     3536      704      788      576    15329
#	M2         2924     3718     1479       32       60        0      537     8750
#	M3           48       34      193       12        2        0       60      349
#	M4            7        4        5        0        0        0        2       18
#	M5            0        0        2        0        0        0        1        3
#	M6            0        0        1        0        0        0        0        1
#	Totals     5325     4184     8631     3580      766      788     1176    24450
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1952.97 (MB), peak = 2176.03 (MB)
#start 1st optimization iteration ...
#    completing 10% with 24447 violations
#    cpu time = 00:01:59, elapsed time = 00:01:59, memory = 2110.38 (MB), peak = 2176.03 (MB)
#    completing 20% with 24470 violations
#    cpu time = 00:03:53, elapsed time = 00:03:53, memory = 2068.35 (MB), peak = 2176.03 (MB)
#    completing 30% with 24402 violations
#    cpu time = 00:06:33, elapsed time = 00:06:33, memory = 2080.11 (MB), peak = 2176.03 (MB)
#    completing 40% with 24208 violations
#    cpu time = 00:11:12, elapsed time = 00:11:12, memory = 2217.38 (MB), peak = 2266.56 (MB)
#    completing 50% with 24090 violations
#    cpu time = 00:17:10, elapsed time = 00:17:09, memory = 2213.38 (MB), peak = 2338.00 (MB)
#    completing 60% with 24048 violations
#    cpu time = 00:21:05, elapsed time = 00:21:04, memory = 2198.96 (MB), peak = 2371.40 (MB)
#    completing 70% with 24029 violations
#    cpu time = 00:27:05, elapsed time = 00:27:04, memory = 2189.95 (MB), peak = 2371.40 (MB)
#    completing 80% with 24113 violations
#    cpu time = 00:31:39, elapsed time = 00:31:38, memory = 2139.18 (MB), peak = 2371.40 (MB)
#    completing 90% with 24156 violations
#    cpu time = 00:36:22, elapsed time = 00:36:21, memory = 2253.05 (MB), peak = 2371.40 (MB)
#    completing 100% with 24134 violations
#    cpu time = 00:41:39, elapsed time = 00:41:38, memory = 2223.02 (MB), peak = 2414.36 (MB)
#    number of violations = 24134
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2576      545     7916     3034      685      657      458    15871
#	M2         2556     3267     1372       30       48        5      553     7831
#	M3           84       65      165        3        1        0       98      416
#	M4            2        2        7        0        0        0        3       14
#	M5            0        0        2        0        0        0        0        2
#	Totals     5218     3879     9462     3067      734      662     1112    24134
#    number of process antenna violations = 1
#cpu time = 00:41:40, elapsed time = 00:41:38, memory = 2223.22 (MB), peak = 2414.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1291500 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 2911 um.
#Total wire length on LAYER M2 = 269360 um.
#Total wire length on LAYER M3 = 405481 um.
#Total wire length on LAYER M4 = 233851 um.
#Total wire length on LAYER M5 = 247543 um.
#Total wire length on LAYER M6 = 92764 um.
#Total wire length on LAYER M7 = 21586 um.
#Total wire length on LAYER M8 = 18003 um.
#Total number of vias = 375803
#Total number of multi-cut vias = 178528 ( 47.5%)
#Total number of single cut vias = 197275 ( 52.5%)
#Up-Via Summary (total 375803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      136847 ( 86.9%)     20688 ( 13.1%)     157535
#  Metal 2       38936 ( 26.6%)    107657 ( 73.4%)     146593
#  Metal 3       15843 ( 32.7%)     32671 ( 67.3%)      48514
#  Metal 4        4692 ( 28.5%)     11778 ( 71.5%)      16470
#  Metal 5         624 ( 13.8%)      3901 ( 86.2%)       4525
#  Metal 6         148 ( 10.7%)      1238 ( 89.3%)       1386
#  Metal 7         185 ( 23.7%)       595 ( 76.3%)        780
#-----------------------------------------------------------
#               197275 ( 52.5%)    178528 ( 47.5%)     375803 
#
#Total number of DRC violations = 24134
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15871
#Total number of violations on LAYER M2 = 7831
#Total number of violations on LAYER M3 = 416
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:43:19
#Elapsed time = 00:43:17
#Increased memory = -64.27 (MB)
#Total memory = 1910.15 (MB)
#Peak memory = 2414.36 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 18 11:39:07 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.89 (MB), peak = 2414.36 (MB)
#
#Start Post Route Wire Spread.
#Done with 5195 horizontal wires in 7 hboxes and 5251 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1295009 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 2911 um.
#Total wire length on LAYER M2 = 269787 um.
#Total wire length on LAYER M3 = 406522 um.
#Total wire length on LAYER M4 = 235110 um.
#Total wire length on LAYER M5 = 248164 um.
#Total wire length on LAYER M6 = 92867 um.
#Total wire length on LAYER M7 = 21626 um.
#Total wire length on LAYER M8 = 18023 um.
#Total number of vias = 375803
#Total number of multi-cut vias = 178528 ( 47.5%)
#Total number of single cut vias = 197275 ( 52.5%)
#Up-Via Summary (total 375803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      136847 ( 86.9%)     20688 ( 13.1%)     157535
#  Metal 2       38936 ( 26.6%)    107657 ( 73.4%)     146593
#  Metal 3       15843 ( 32.7%)     32671 ( 67.3%)      48514
#  Metal 4        4692 ( 28.5%)     11778 ( 71.5%)      16470
#  Metal 5         624 ( 13.8%)      3901 ( 86.2%)       4525
#  Metal 6         148 ( 10.7%)      1238 ( 89.3%)       1386
#  Metal 7         185 ( 23.7%)       595 ( 76.3%)        780
#-----------------------------------------------------------
#               197275 ( 52.5%)    178528 ( 47.5%)     375803 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1991.43 (MB), peak = 2414.36 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1295009 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 2911 um.
#Total wire length on LAYER M2 = 269787 um.
#Total wire length on LAYER M3 = 406522 um.
#Total wire length on LAYER M4 = 235110 um.
#Total wire length on LAYER M5 = 248164 um.
#Total wire length on LAYER M6 = 92867 um.
#Total wire length on LAYER M7 = 21626 um.
#Total wire length on LAYER M8 = 18023 um.
#Total number of vias = 375803
#Total number of multi-cut vias = 178528 ( 47.5%)
#Total number of single cut vias = 197275 ( 52.5%)
#Up-Via Summary (total 375803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      136847 ( 86.9%)     20688 ( 13.1%)     157535
#  Metal 2       38936 ( 26.6%)    107657 ( 73.4%)     146593
#  Metal 3       15843 ( 32.7%)     32671 ( 67.3%)      48514
#  Metal 4        4692 ( 28.5%)     11778 ( 71.5%)      16470
#  Metal 5         624 ( 13.8%)      3901 ( 86.2%)       4525
#  Metal 6         148 ( 10.7%)      1238 ( 89.3%)       1386
#  Metal 7         185 ( 23.7%)       595 ( 76.3%)        780
#-----------------------------------------------------------
#               197275 ( 52.5%)    178528 ( 47.5%)     375803 
#
#
#Start Post Route via swapping..
#13.34% of area are rerouted by ECO routing.
#    number of violations = 25310
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2669      563     8084     3172      702      727      488    16405
#	M2         2757     3647     1409       31       48        5      560     8457
#	M3           89       69      167        3        1        0      103      432
#	M4            2        2        7        0        0        0        3       14
#	M5            0        0        2        0        0        0        0        2
#	Totals     5517     4281     9669     3206      751      732     1154    25310
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1914.40 (MB), peak = 2414.36 (MB)
#    number of violations = 24199
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2605      549     7974     3042      684      667      488    16009
#	M2         2549     3216     1359       30       48        5      552     7759
#	M3           86       61      166        3        1        0       98      415
#	M4            2        2        7        0        0        0        3       14
#	M5            0        0        2        0        0        0        0        2
#	Totals     5242     3828     9508     3075      733      672     1141    24199
#cpu time = 00:02:33, elapsed time = 00:02:33, memory = 1919.02 (MB), peak = 2414.36 (MB)
#CELL_VIEW fullchip,init has 24199 DRC violations
#Total number of DRC violations = 24199
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 6
#Total number of violations on LAYER M1 = 16009
#Total number of violations on LAYER M2 = 7759
#Total number of violations on LAYER M3 = 415
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 415
#Total wire length = 1295009 um.
#Total half perimeter of net bounding box = 1207738 um.
#Total wire length on LAYER M1 = 2911 um.
#Total wire length on LAYER M2 = 269787 um.
#Total wire length on LAYER M3 = 406522 um.
#Total wire length on LAYER M4 = 235110 um.
#Total wire length on LAYER M5 = 248164 um.
#Total wire length on LAYER M6 = 92867 um.
#Total wire length on LAYER M7 = 21626 um.
#Total wire length on LAYER M8 = 18023 um.
#Total number of vias = 375803
#Total number of multi-cut vias = 228954 ( 60.9%)
#Total number of single cut vias = 146849 ( 39.1%)
#Up-Via Summary (total 375803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      127703 ( 81.1%)     29832 ( 18.9%)     157535
#  Metal 2       15175 ( 10.4%)    131418 ( 89.6%)     146593
#  Metal 3        3149 (  6.5%)     45365 ( 93.5%)      48514
#  Metal 4         706 (  4.3%)     15764 ( 95.7%)      16470
#  Metal 5          20 (  0.4%)      4505 ( 99.6%)       4525
#  Metal 6          50 (  3.6%)      1336 ( 96.4%)       1386
#  Metal 7          46 (  5.9%)       734 ( 94.1%)        780
#-----------------------------------------------------------
#               146849 ( 39.1%)    228954 ( 60.9%)     375803 
#
#detailRoute Statistics:
#Cpu time = 00:46:03
#Elapsed time = 00:46:02
#Increased memory = -57.14 (MB)
#Total memory = 1917.29 (MB)
#Peak memory = 2414.36 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47382 NETS and 0 SPECIALNETS signatures
#Created 174497 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1921.80 (MB), peak = 2414.36 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1921.97 (MB), peak = 2414.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:46:27
#Elapsed time = 00:46:26
#Increased memory = -83.34 (MB)
#Total memory = 1832.00 (MB)
#Peak memory = 2414.36 (MB)
#Number of warnings = 91
#Total number of warnings = 358
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 18 11:41:56 2025
#
**optDesign ... cpu = 0:51:12, real = 0:51:12, mem = 2261.7M, totSessionCpu=4:49:16 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=174496 and nets=47382 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/fullchip_6573_2PtDQy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2261.7M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 2330.1M)
Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 2330.1M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 2330.1M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 2330.1M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 2334.1M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 2334.1M)
Extracted 70.0003% (CPU Time= 0:00:04.4  MEM= 2334.1M)
Extracted 80.0004% (CPU Time= 0:00:05.0  MEM= 2334.1M)
Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2334.1M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 2334.1M)
Number of Extracted Resistors     : 978185
Number of Extracted Ground Cap.   : 943546
Number of Extracted Coupling Cap. : 1649768
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2322.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.5  Real Time: 0:00:09.0  MEM: 2322.043M)
**optDesign ... cpu = 0:51:22, real = 0:51:21, mem = 2259.7M, totSessionCpu=4:49:26 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47382,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2356.95 CPU=0:00:18.9 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/.AAE_Lv1LfD/.AAE_6573/waveform.data...
*** CDM Built up (cpu=0:00:22.3  real=0:00:23.0  mem= 2357.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47382,  26.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2333 CPU=0:00:19.3 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.5  real=0:00:20.0  mem= 2333.0M) ***
*** Done Building Timing Graph (cpu=0:00:46.4 real=0:00:46.0 totSessionCpu=4:50:12 mem=2333.0M)
**optDesign ... cpu = 0:52:08, real = 0:52:07, mem = 2262.2M, totSessionCpu=4:50:12 **
*** Timing NOT met, worst failing slack is -37.246
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -37.246 TNS Slack -6765.715 Density 99.70
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:01.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:01.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:01.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:01.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q9_reg_19 |
|        |         |         |         |          |            |        |          |         | _/D                                                |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:01.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2508.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=2508.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.4 real=0:00:05.0 mem=2508.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 168 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.2 real=0:00:06.0 mem=2508.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:52:20, real = 0:52:19, mem = 2357.8M, totSessionCpu=4:50:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 47382 NETS and 0 SPECIALNETS signatures
#Created 174497 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.96 (MB), peak = 2414.36 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2020.12 (MB), peak = 2414.36 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -37.246 TNS Slack -6765.715 Density 99.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -37.246|  -37.246|-6765.715|-6765.715|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -37.021|  -37.021|-6763.912|-6763.912|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.876|  -36.876|-6762.758|-6762.758|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.813|  -36.813|-6762.583|-6762.583|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.679|  -36.679|-6761.507|-6761.507|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.556|  -36.556|-6760.529|-6760.529|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.523|  -36.523|-6760.068|-6760.068|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.444|  -36.444|-6759.521|-6759.521|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.416|  -36.416|-6759.187|-6759.187|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.243|  -36.243|-6757.804|-6757.804|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.129|  -36.129|-6757.689|-6757.689|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.929|  -35.929|-6756.091|-6756.091|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.864|  -35.864|-6755.570|-6755.570|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.747|  -35.747|-6754.635|-6754.635|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.579|  -35.579|-6753.522|-6753.522|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.535|  -35.535|-6752.941|-6752.941|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.388|  -35.388|-6751.763|-6751.763|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.296|  -35.296|-6751.026|-6751.026|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.232|  -35.232|-6750.519|-6750.519|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.180|  -35.180|-6750.098|-6750.098|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.074|  -35.074|-6749.252|-6749.252|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.038|  -35.038|-6748.963|-6748.963|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.974|  -34.974|-6748.456|-6748.456|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.883|  -34.883|-6747.863|-6747.863|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.783|  -34.783|-6747.060|-6747.060|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.728|  -34.728|-6746.622|-6746.622|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.681|  -34.681|-6746.249|-6746.249|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.575|  -34.575|-6745.398|-6745.398|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.501|  -34.501|-6744.807|-6744.807|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.477|  -34.477|-6744.615|-6744.615|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.382|  -34.382|-6743.856|-6743.856|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.365|  -34.365|-6743.715|-6743.715|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.282|  -34.282|-6743.324|-6743.324|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.201|  -34.201|-6742.677|-6742.677|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.163|  -34.163|-6742.372|-6742.372|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.080|  -34.080|-6741.707|-6741.707|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.064|  -34.064|-6741.578|-6741.578|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.990|  -33.990|-6740.989|-6740.989|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.907|  -33.907|-6740.321|-6740.321|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.824|  -33.824|-6739.658|-6739.658|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.729|  -33.729|-6738.902|-6738.902|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.702|  -33.702|-6738.776|-6738.776|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.626|  -33.626|-6738.171|-6738.171|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.570|  -33.570|-6737.720|-6737.720|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.534|  -33.534|-6737.434|-6737.434|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.512|  -33.512|-6737.252|-6737.252|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.428|  -33.428|-6736.580|-6736.580|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.344|  -33.344|-6735.914|-6735.914|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.270|  -33.270|-6735.321|-6735.321|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.180|  -33.180|-6734.600|-6734.600|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.111|  -33.111|-6734.050|-6734.050|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.071|  -33.071|-6733.727|-6733.727|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.028|  -33.028|-6733.387|-6733.387|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.945|  -32.945|-6732.717|-6732.717|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.865|  -32.865|-6732.076|-6732.076|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.840|  -32.840|-6731.883|-6731.883|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.790|  -32.790|-6731.493|-6731.493|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.716|  -32.716|-6730.887|-6730.887|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.651|  -32.651|-6730.371|-6730.371|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.545|  -32.545|-6729.520|-6729.520|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.478|  -32.478|-6728.982|-6728.982|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.423|  -32.423|-6728.559|-6728.559|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.408|  -32.408|-6728.434|-6728.434|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.342|  -32.342|-6727.910|-6727.910|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.287|  -32.287|-6727.471|-6727.471|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.247|  -32.247|-6727.151|-6727.151|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.183|  -32.183|-6726.634|-6726.634|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.118|  -32.118|-6726.113|-6726.113|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.081|  -32.081|-6725.820|-6725.820|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.026|  -32.026|-6725.382|-6725.382|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.000|  -32.000|-6725.162|-6725.162|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.941|  -31.941|-6724.690|-6724.690|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.909|  -31.909|-6724.429|-6724.429|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.868|  -31.868|-6724.114|-6724.114|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.865|  -31.865|-6724.089|-6724.089|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.806|  -31.806|-6723.625|-6723.625|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.779|  -31.779|-6723.402|-6723.402|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.759|  -31.759|-6723.257|-6723.257|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.752|  -31.752|-6723.197|-6723.197|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.724|  -31.724|-6722.974|-6722.974|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.642|  -31.642|-6722.317|-6722.317|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.594|  -31.594|-6721.938|-6721.938|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.570|  -31.570|-6721.582|-6721.582|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.528|  -31.528|-6721.242|-6721.242|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.480|  -31.480|-6720.857|-6720.857|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.430|  -31.430|-6720.454|-6720.454|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.413|  -31.413|-6720.320|-6720.320|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.393|  -31.393|-6720.162|-6720.162|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.360|  -31.360|-6720.001|-6720.001|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.320|  -31.320|-6719.772|-6719.772|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.264|  -31.264|-6719.319|-6719.319|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.229|  -31.229|-6719.044|-6719.044|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.186|  -31.186|-6718.303|-6718.303|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.170|  -31.170|-6718.180|-6718.180|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.124|  -31.124|-6717.823|-6717.823|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.072|  -31.072|-6717.401|-6717.401|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.033|  -31.033|-6717.201|-6717.201|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.989|  -30.989|-6716.850|-6716.850|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.952|  -30.952|-6716.751|-6716.751|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.922|  -30.922|-6716.513|-6716.513|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.888|  -30.888|-6716.241|-6716.241|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.851|  -30.851|-6715.939|-6715.939|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.821|  -30.821|-6715.703|-6715.703|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.778|  -30.778|-6715.362|-6715.362|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.748|  -30.748|-6715.168|-6715.168|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.702|  -30.702|-6714.801|-6714.801|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.648|  -30.648|-6714.221|-6714.221|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.615|  -30.615|-6713.951|-6713.951|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.592|  -30.592|-6713.775|-6713.775|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.548|  -30.548|-6713.422|-6713.422|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.498|  -30.498|-6713.018|-6713.018|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.457|  -30.457|-6712.694|-6712.694|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.414|  -30.414|-6712.352|-6712.352|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.375|  -30.375|-6712.183|-6712.183|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.351|  -30.351|-6711.985|-6711.985|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.326|  -30.326|-6711.786|-6711.786|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.302|  -30.302|-6711.520|-6711.520|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.285|  -30.285|-6711.385|-6711.385|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.258|  -30.258|-6711.171|-6711.171|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.247|  -30.247|-6711.084|-6711.084|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.212|  -30.212|-6710.804|-6710.804|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.164|  -30.164|-6710.499|-6710.499|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.128|  -30.128|-6710.204|-6710.204|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.088|  -30.088|-6709.888|-6709.888|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.064|  -30.064|-6709.695|-6709.695|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.045|  -30.045|-6709.541|-6709.541|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.029|  -30.029|-6709.417|-6709.417|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.004|  -30.004|-6709.218|-6709.218|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.983|  -29.983|-6708.911|-6708.911|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.952|  -29.952|-6708.772|-6708.772|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.910|  -29.910|-6708.468|-6708.468|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.882|  -29.882|-6708.248|-6708.248|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.866|  -29.866|-6708.117|-6708.117|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.822|  -29.822|-6707.771|-6707.771|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.787|  -29.787|-6707.622|-6707.622|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.760|  -29.760|-6707.408|-6707.408|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.754|  -29.754|-6707.347|-6707.347|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.723|  -29.723|-6707.097|-6707.097|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.700|  -29.700|-6706.986|-6706.986|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.658|  -29.658|-6706.591|-6706.591|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.633|  -29.633|-6706.462|-6706.462|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.599|  -29.599|-6706.195|-6706.195|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.559|  -29.559|-6705.767|-6705.767|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.536|  -29.536|-6705.584|-6705.584|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.519|  -29.519|-6705.391|-6705.391|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.499|  -29.499|-6705.230|-6705.230|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.460|  -29.460|-6704.915|-6704.915|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.445|  -29.445|-6704.923|-6704.923|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.426|  -29.426|-6704.618|-6704.618|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.393|  -29.393|-6704.348|-6704.348|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.376|  -29.376|-6704.213|-6704.213|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.355|  -29.355|-6704.050|-6704.050|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.341|  -29.341|-6704.011|-6704.011|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.306|  -29.306|-6703.810|-6703.810|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.294|  -29.294|-6703.713|-6703.713|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.264|  -29.264|-6703.471|-6703.471|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.237|  -29.237|-6703.316|-6703.316|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.203|  -29.203|-6703.041|-6703.041|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.177|  -29.177|-6702.833|-6702.833|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.134|  -29.134|-6702.491|-6702.491|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.112|  -29.112|-6702.314|-6702.314|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.077|  -29.077|-6702.036|-6702.036|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.060|  -29.060|-6701.896|-6701.896|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.043|  -29.043|-6701.758|-6701.758|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.018|  -29.018|-6701.561|-6701.561|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.999|  -28.999|-6701.448|-6701.448|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.977|  -28.977|-6701.270|-6701.270|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.957|  -28.957|-6701.116|-6701.116|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.928|  -28.928|-6700.881|-6700.881|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.916|  -28.916|-6700.785|-6700.785|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.896|  -28.896|-6700.625|-6700.625|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.883|  -28.883|-6700.522|-6700.522|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.855|  -28.855|-6700.343|-6700.343|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.821|  -28.821|-6700.121|-6700.121|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.800|  -28.800|-6699.966|-6699.966|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.772|  -28.772|-6699.744|-6699.744|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.735|  -28.735|-6699.527|-6699.527|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.714|  -28.714|-6699.359|-6699.359|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.696|  -28.696|-6699.217|-6699.217|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.675|  -28.675|-6699.043|-6699.043|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.656|  -28.656|-6698.906|-6698.906|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.635|  -28.635|-6698.737|-6698.737|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.618|  -28.618|-6698.599|-6698.599|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.604|  -28.604|-6698.482|-6698.482|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.587|  -28.587|-6698.346|-6698.346|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.570|  -28.570|-6698.228|-6698.228|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.542|  -28.542|-6698.006|-6698.006|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.524|  -28.524|-6697.853|-6697.853|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.504|  -28.504|-6697.700|-6697.700|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.489|  -28.489|-6697.572|-6697.572|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.464|  -28.464|-6697.372|-6697.372|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.444|  -28.444|-6697.215|-6697.215|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.427|  -28.427|-6697.083|-6697.083|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.393|  -28.393|-6696.807|-6696.807|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.359|  -28.359|-6696.533|-6696.533|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.327|  -28.327|-6696.291|-6696.291|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.297|  -28.297|-6696.034|-6696.034|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.275|  -28.275|-6695.858|-6695.858|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.236|  -28.236|-6695.546|-6695.546|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.221|  -28.221|-6695.427|-6695.427|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.204|  -28.204|-6695.265|-6695.265|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.185|  -28.185|-6695.094|-6695.094|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.170|  -28.170|-6694.980|-6694.980|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.152|  -28.152|-6694.861|-6694.861|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.135|  -28.135|-6694.721|-6694.721|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.115|  -28.115|-6694.593|-6694.593|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.074|  -28.074|-6694.260|-6694.260|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.035|  -28.035|-6693.967|-6693.967|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.019|  -28.019|-6693.840|-6693.840|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.998|  -27.998|-6693.669|-6693.669|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.972|  -27.972|-6693.464|-6693.464|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.959|  -27.959|-6693.354|-6693.354|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.938|  -27.938|-6693.194|-6693.194|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.913|  -27.913|-6692.995|-6692.995|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.904|  -27.904|-6692.926|-6692.926|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.886|  -27.886|-6692.783|-6692.783|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.865|  -27.865|-6692.761|-6692.761|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.837|  -27.837|-6692.500|-6692.500|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.797|  -27.797|-6692.189|-6692.189|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.780|  -27.780|-6692.050|-6692.050|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.760|  -27.760|-6691.877|-6691.877|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.743|  -27.743|-6691.744|-6691.744|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.723|  -27.723|-6691.569|-6691.569|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.696|  -27.696|-6691.349|-6691.349|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.678|  -27.678|-6691.205|-6691.205|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.668|  -27.668|-6691.131|-6691.131|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.661|  -27.661|-6691.075|-6691.075|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.654|  -27.654|-6691.024|-6691.024|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.633|  -27.633|-6690.854|-6690.854|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.611|  -27.611|-6690.636|-6690.636|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.573|  -27.573|-6690.356|-6690.356|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.549|  -27.549|-6690.216|-6690.216|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.511|  -27.511|-6689.913|-6689.913|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.495|  -27.495|-6689.781|-6689.781|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.488|  -27.488|-6689.726|-6689.726|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.467|  -27.467|-6689.561|-6689.561|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.455|  -27.455|-6689.465|-6689.465|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.442|  -27.442|-6689.362|-6689.362|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.415|  -27.415|-6689.140|-6689.140|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.392|  -27.392|-6688.962|-6688.962|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.344|  -27.344|-6688.570|-6688.570|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.320|  -27.320|-6688.383|-6688.383|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.297|  -27.297|-6688.200|-6688.200|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -27.288|  -27.288|-6688.119|-6688.119|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.285|  -27.285|-6688.092|-6688.092|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.278|  -27.278|-6688.046|-6688.046|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.267|  -27.267|-6687.898|-6687.898|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.249|  -27.249|-6687.752|-6687.752|    99.70%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.136|  -27.136|-6686.930|-6686.930|    99.70%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.119|  -27.119|-6686.707|-6686.707|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.033|  -27.033|-6686.022|-6686.022|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.009|  -27.009|-6685.869|-6685.869|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.962|  -26.962|-6685.496|-6685.496|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.917|  -26.917|-6685.134|-6685.134|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.881|  -26.881|-6684.850|-6684.850|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.871|  -26.871|-6684.767|-6684.767|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.844|  -26.844|-6684.554|-6684.554|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.818|  -26.818|-6684.342|-6684.342|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.800|  -26.800|-6684.200|-6684.200|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.790|  -26.790|-6684.120|-6684.120|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.769|  -26.769|-6683.951|-6683.951|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.747|  -26.747|-6683.854|-6683.854|    99.71%|   0:00:01.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -26.734|  -26.734|-6683.708|-6683.708|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.713|  -26.713|-6683.542|-6683.542|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.683|  -26.683|-6683.297|-6683.297|    99.71%|   0:00:00.0| 2514.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.670|  -26.670|-6683.419|-6683.419|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.653|  -26.653|-6683.288|-6683.288|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.637|  -26.637|-6683.157|-6683.157|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.619|  -26.619|-6683.014|-6683.014|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.606|  -26.606|-6682.904|-6682.904|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.591|  -26.591|-6682.782|-6682.782|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.570|  -26.570|-6682.639|-6682.639|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.534|  -26.534|-6682.292|-6682.292|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.518|  -26.518|-6682.167|-6682.167|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.514|  -26.514|-6682.158|-6682.158|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.504|  -26.504|-6682.146|-6682.146|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.498|  -26.498|-6682.117|-6682.117|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.486|  -26.486|-6682.022|-6682.022|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.461|  -26.461|-6681.819|-6681.819|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.455|  -26.455|-6681.771|-6681.771|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.424|  -26.424|-6681.525|-6681.525|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.408|  -26.408|-6681.396|-6681.396|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.378|  -26.378|-6681.158|-6681.158|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.373|  -26.373|-6680.973|-6680.973|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.327|  -26.327|-6680.695|-6680.695|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.310|  -26.310|-6680.617|-6680.617|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.276|  -26.276|-6680.348|-6680.348|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.260|  -26.260|-6680.214|-6680.214|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.222|  -26.222|-6679.894|-6679.894|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.201|  -26.201|-6679.740|-6679.740|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.186|  -26.186|-6679.572|-6679.572|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.170|  -26.170|-6679.484|-6679.484|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.163|  -26.163|-6679.429|-6679.429|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.155|  -26.155|-6679.368|-6679.368|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.139|  -26.139|-6679.201|-6679.201|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.112|  -26.112|-6678.990|-6678.990|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.103|  -26.103|-6678.918|-6678.918|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.087|  -26.087|-6678.843|-6678.843|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -26.082|  -26.082|-6678.806|-6678.806|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.074|  -26.074|-6678.787|-6678.787|    99.71%|   0:00:02.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.075|  -26.075|-6678.698|-6678.698|    99.71%|   0:00:00.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.077|  -26.077|-6678.697|-6678.697|    99.71%|   0:00:01.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.077|  -26.077|-6678.693|-6678.693|    99.71%|   0:00:00.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.077|  -26.077|-6678.693|-6678.693|    99.71%|   0:00:00.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.9 real=0:00:22.0 mem=2531.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.0 real=0:00:22.0 mem=2531.2M) ***
** GigaOpt Optimizer WNS Slack -26.077 TNS Slack -6678.693 Density 99.71
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 83 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.128|  -26.128|-6679.149|-6679.149|    99.71%|   0:00:00.0| 2531.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.094|  -26.094|-6678.915|-6678.915|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.048|  -26.048|-6678.546|-6678.546|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.038|  -26.038|-6678.467|-6678.467|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.027|  -26.027|-6678.375|-6678.375|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.018|  -26.018|-6678.334|-6678.334|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.013|  -26.013|-6678.296|-6678.296|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.013|  -26.013|-6678.296|-6678.296|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2512.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=2512.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 169 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:26.0 real=0:00:27.0 mem=2512.1M) ***
*** Starting refinePlace (4:50:57 mem=2477.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2477.8MB
*** Finished refinePlace (4:50:57 mem=2477.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.013|  -26.013|-6678.296|-6678.296|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.993|  -25.993|-6678.138|-6678.138|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.939|  -25.939|-6677.701|-6677.701|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.913|  -25.913|-6677.506|-6677.506|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.897|  -25.897|-6677.381|-6677.381|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.897|  -25.897|-6677.379|-6677.379|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2512.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2512.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 169 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (4:51:05 mem=2477.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2477.8MB
*** Finished refinePlace (4:51:05 mem=2477.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.897 TNS Slack -6677.379 Density 99.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.897|  -25.897|-6677.379|-6677.379|    99.71%|   0:00:00.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.897|  -25.897|-6677.379|-6677.379|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -25.897|  -25.897|-6677.284|-6677.284|    99.71%|   0:00:01.0| 2512.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -25.897|  -25.897|-6682.654|-6682.654|    99.71%|   0:00:02.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.897|  -25.897|-6682.318|-6682.318|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -25.897|  -25.897|-6682.294|-6682.294|    99.71%|   0:00:00.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.897|  -25.897|-6682.274|-6682.274|    99.71%|   0:00:00.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -25.897|  -25.897|-6682.235|-6682.235|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -25.897|  -25.897|-6682.235|-6682.235|    99.71%|   0:00:00.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=2513.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=2513.9M) ***
** GigaOpt Optimizer WNS Slack -25.897 TNS Slack -6682.235 Density 99.71
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.898|  -25.898|-6682.240|-6682.240|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.898|  -25.898|-6682.240|-6682.240|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -25.898|  -25.898|-6682.063|-6682.063|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -25.898|  -25.898|-6683.364|-6683.364|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -25.898|  -25.898|-6682.965|-6682.965|    99.71%|   0:00:00.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -25.898|  -25.898|-6682.965|-6682.965|    99.71%|   0:00:01.0| 2513.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=2513.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=2513.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 7 has 169 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=2513.9M) ***
*** Starting refinePlace (4:51:23 mem=2479.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2479.5MB
*** Finished refinePlace (4:51:23 mem=2479.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -25.898 ns
Total 2 nets layer assigned (0.5).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1412 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -25.898 ns
Total 0 nets layer assigned (0.5).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1412 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2535.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2535.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2535.8M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2535.8M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.898 | -25.898 |  0.026  |
|           TNS (ns):| -6683.0 | -6683.0 |  0.000  |
|    Violating Paths:|  2824   |  2824   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.893%
       (99.713% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2535.8M
**optDesign ... cpu = 0:53:22, real = 0:53:21, mem = 2303.6M, totSessionCpu=4:51:26 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 18 11:44:05 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 50 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 95
#  Number of instances deleted (including moved) = 1809
#  Number of instances resized = 279
#  Number of instances with same cell size swap = 10
#  Number of instances with pin swaps = 3
#  Total number of placement changes (moved instances are counted twice) = 2183
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47428 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55182 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1412/45846 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1891.38 (MB), peak = 2414.36 (MB)
#Merging special wires...
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_PSN9945_n7316. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n7416. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#764 routed nets are extracted.
#    297 (0.63%) extracted nets are partially routed.
#45078 routed nets are imported.
#4 (0.01%) nets are without wires.
#1584 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47430.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 297
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 18 11:44:12 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 18 11:44:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5418         681      170940    92.92%
#  Metal 2        V        5552         748      170940    11.76%
#  Metal 3        H        5512         587      170940     9.66%
#  Metal 4        V        5811         489      170940    10.32%
#  Metal 5        H        6099           0      170940     0.04%
#  Metal 6        V        6299           1      170940     0.04%
#  Metal 7        H        1237         286      170940     7.63%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37503       7.40%  1367520    16.55%
#
#  416 nets (0.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1906.39 (MB), peak = 2414.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1906.69 (MB), peak = 2414.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1906.81 (MB), peak = 2414.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1906.81 (MB), peak = 2414.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1584 (skipped).
#Total number of routable nets = 45846.
#Total number of nets in the design = 47430.
#
#298 routable nets have only global wires.
#45548 routable nets have only detail routed wires.
#11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#609 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  3                  8             287  
#-------------------------------------------------------------------
#        Total                  3                  8             287  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                416                204           45226  
#-------------------------------------------------------------------
#        Total                416                204           45226  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 416
#Total wire length = 1295195 um.
#Total half perimeter of net bounding box = 1208081 um.
#Total wire length on LAYER M1 = 2893 um.
#Total wire length on LAYER M2 = 269844 um.
#Total wire length on LAYER M3 = 406621 um.
#Total wire length on LAYER M4 = 234620 um.
#Total wire length on LAYER M5 = 248164 um.
#Total wire length on LAYER M6 = 93214 um.
#Total wire length on LAYER M7 = 21648 um.
#Total wire length on LAYER M8 = 18191 um.
#Total number of vias = 375830
#Total number of multi-cut vias = 228793 ( 60.9%)
#Total number of single cut vias = 147037 ( 39.1%)
#Up-Via Summary (total 375830):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      127759 ( 81.1%)     29780 ( 18.9%)     157539
#  Metal 2       15267 ( 10.4%)    131331 ( 89.6%)     146598
#  Metal 3        3160 (  6.5%)     45353 ( 93.5%)      48513
#  Metal 4         715 (  4.3%)     15761 ( 95.7%)      16476
#  Metal 5          29 (  0.6%)      4502 ( 99.4%)       4531
#  Metal 6          57 (  4.1%)      1333 ( 95.9%)       1390
#  Metal 7          50 (  6.4%)       733 ( 93.6%)        783
#-----------------------------------------------------------
#               147037 ( 39.1%)    228793 ( 60.9%)     375830 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 109.4
#Average of max src_to_sink distance for priority net 109.4
#Average of ave src_to_sink distance for priority net 67.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1910.07 (MB), peak = 2414.36 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.78 (MB), peak = 2414.36 (MB)
#Start Track Assignment.
#Done with 58 horizontal wires in 4 hboxes and 56 vertical wires in 4 hboxes.
#Done with 6 horizontal wires in 4 hboxes and 8 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 416
#Total wire length = 1295251 um.
#Total half perimeter of net bounding box = 1208081 um.
#Total wire length on LAYER M1 = 2919 um.
#Total wire length on LAYER M2 = 269850 um.
#Total wire length on LAYER M3 = 406642 um.
#Total wire length on LAYER M4 = 234621 um.
#Total wire length on LAYER M5 = 248164 um.
#Total wire length on LAYER M6 = 93215 um.
#Total wire length on LAYER M7 = 21647 um.
#Total wire length on LAYER M8 = 18193 um.
#Total number of vias = 375821
#Total number of multi-cut vias = 228793 ( 60.9%)
#Total number of single cut vias = 147028 ( 39.1%)
#Up-Via Summary (total 375821):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      127757 ( 81.1%)     29780 ( 18.9%)     157537
#  Metal 2       15264 ( 10.4%)    131331 ( 89.6%)     146595
#  Metal 3        3160 (  6.5%)     45353 ( 93.5%)      48513
#  Metal 4         714 (  4.3%)     15761 ( 95.7%)      16475
#  Metal 5          28 (  0.6%)      4502 ( 99.4%)       4530
#  Metal 6          56 (  4.0%)      1333 ( 96.0%)       1389
#  Metal 7          49 (  6.3%)       733 ( 93.7%)        782
#-----------------------------------------------------------
#               147028 ( 39.1%)    228793 ( 60.9%)     375821 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1999.22 (MB), peak = 2414.36 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 104.55 (MB)
#Total memory = 1999.22 (MB)
#Peak memory = 2414.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 23887 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.76 (MB), peak = 2414.36 (MB)
#    completing 20% with 23887 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.76 (MB), peak = 2414.36 (MB)
#    completing 30% with 23888 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1946.97 (MB), peak = 2414.36 (MB)
#    completing 40% with 23932 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1958.81 (MB), peak = 2414.36 (MB)
#    completing 50% with 23935 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1959.88 (MB), peak = 2414.36 (MB)
#    completing 60% with 23946 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1959.14 (MB), peak = 2414.36 (MB)
#    completing 70% with 23943 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1961.05 (MB), peak = 2414.36 (MB)
#    completing 80% with 23943 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1961.05 (MB), peak = 2414.36 (MB)
#    completing 90% with 23941 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1961.05 (MB), peak = 2414.36 (MB)
#    completing 100% with 23941 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1961.05 (MB), peak = 2414.36 (MB)
# ECO: 0.7% of the total area was rechecked for DRC, and 0.9% required routing.
#    number of violations = 23941
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2625      554     7955     3042      583      664      486    15909
#	M2         2553     3196     1269       30       40        5      546     7639
#	M3           86       60      130        3        1        0       97      377
#	M4            2        2        7        0        0        0        3       14
#	M5            0        0        2        0        0        0        0        2
#	Totals     5266     3812     9363     3075      624      669     1132    23941
#374 out of 174544 instances need to be verified(marked ipoed).
#0.6% of the total area is being checked for drcs
#0.6% of the total area was checked
#    number of violations = 24089
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2655      567     7988     3046      583      665      535    16039
#	M2         2560     3206     1271       30       40        5      547     7659
#	M3           86       60      128        3        1        0       97      375
#	M4            2        2        7        0        0        0        3       14
#	M5            0        0        2        0        0        0        0        2
#	Totals     5303     3835     9396     3079      624      670     1182    24089
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1966.88 (MB), peak = 2414.36 (MB)
#start 1st optimization iteration ...
#    completing 10% with 24077 violations
#    cpu time = 00:02:09, elapsed time = 00:02:09, memory = 2078.21 (MB), peak = 2414.36 (MB)
#    completing 20% with 24067 violations
#    cpu time = 00:04:01, elapsed time = 00:04:01, memory = 2077.50 (MB), peak = 2414.36 (MB)
#    completing 30% with 23979 violations
#    cpu time = 00:06:29, elapsed time = 00:06:28, memory = 2088.85 (MB), peak = 2414.36 (MB)
#    completing 40% with 23888 violations
#    cpu time = 00:11:09, elapsed time = 00:11:09, memory = 2291.26 (MB), peak = 2414.36 (MB)
#    completing 50% with 23859 violations
#    cpu time = 00:17:54, elapsed time = 00:17:53, memory = 2325.07 (MB), peak = 2414.36 (MB)
#    completing 60% with 23737 violations
#    cpu time = 00:21:51, elapsed time = 00:21:50, memory = 2274.51 (MB), peak = 2414.36 (MB)
#    completing 70% with 23768 violations
#    cpu time = 00:28:22, elapsed time = 00:28:21, memory = 2196.57 (MB), peak = 2414.36 (MB)
#    completing 80% with 23776 violations
#    cpu time = 00:32:43, elapsed time = 00:32:42, memory = 2197.99 (MB), peak = 2414.36 (MB)
#    completing 90% with 23757 violations
#    cpu time = 00:36:42, elapsed time = 00:36:41, memory = 2311.43 (MB), peak = 2414.36 (MB)
#    completing 100% with 23741 violations
#    cpu time = 00:42:39, elapsed time = 00:42:38, memory = 2208.37 (MB), peak = 2414.36 (MB)
#    number of violations = 23741
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2553      548     8018     2882      603      618      475    15697
#	M2         2447     3197     1302       25       64        4      554     7593
#	M3           74       57      149        8        4        2      120      414
#	M4           11        7        7        0        0        0        7       32
#	M5            0        0        4        0        0        0        1        5
#	Totals     5085     3809     9480     2915      671      624     1157    23741
#    number of process antenna violations = 5
#cpu time = 00:42:39, elapsed time = 00:42:38, memory = 2208.43 (MB), peak = 2414.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 416
#Total wire length = 1293525 um.
#Total half perimeter of net bounding box = 1208081 um.
#Total wire length on LAYER M1 = 2849 um.
#Total wire length on LAYER M2 = 268823 um.
#Total wire length on LAYER M3 = 404915 um.
#Total wire length on LAYER M4 = 234477 um.
#Total wire length on LAYER M5 = 249115 um.
#Total wire length on LAYER M6 = 93447 um.
#Total wire length on LAYER M7 = 21686 um.
#Total wire length on LAYER M8 = 18213 um.
#Total number of vias = 378023
#Total number of multi-cut vias = 200074 ( 52.9%)
#Total number of single cut vias = 177949 ( 47.1%)
#Up-Via Summary (total 378023):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      135517 ( 85.9%)     22182 ( 14.1%)     157699
#  Metal 2       26397 ( 18.0%)    120288 ( 82.0%)     146685
#  Metal 3       11275 ( 22.8%)     38074 ( 77.2%)      49349
#  Metal 4        3856 ( 22.3%)     13433 ( 77.7%)      17289
#  Metal 5         711 ( 14.8%)      4080 ( 85.2%)       4791
#  Metal 6          88 (  6.2%)      1320 ( 93.8%)       1408
#  Metal 7         105 ( 13.1%)       697 ( 86.9%)        802
#-----------------------------------------------------------
#               177949 ( 47.1%)    200074 ( 52.9%)     378023 
#
#Total number of DRC violations = 23741
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15697
#Total number of violations on LAYER M2 = 7593
#Total number of violations on LAYER M3 = 414
#Total number of violations on LAYER M4 = 32
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:42:54
#Elapsed time = 00:42:53
#Increased memory = -65.99 (MB)
#Total memory = 1933.23 (MB)
#Peak memory = 2414.36 (MB)
#
#Start Post Route via swapping..
#10.69% of area are rerouted by ECO routing.
#    number of violations = 24874
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2638      578     8170     3010      610      678      504    16188
#	M2         2629     3552     1354       26       64        5      569     8199
#	M3           79       67      152       10        4        3      127      442
#	M4           15        9        9        0        0        0        7       40
#	M5            0        0        4        0        0        0        1        5
#	Totals     5361     4206     9689     3046      678      686     1208    24874
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1934.97 (MB), peak = 2414.36 (MB)
#    number of violations = 23833
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2582      552     8067     2890      601      630      505    15827
#	M2         2445     3161     1304       24       64        4      551     7553
#	M3           74       57      151        8        4        2      120      416
#	M4           11        7        7        0        0        0        7       32
#	M5            0        0        4        0        0        0        1        5
#	Totals     5112     3777     9533     2922      669      636     1184    23833
#cpu time = 00:02:29, elapsed time = 00:02:29, memory = 1936.80 (MB), peak = 2414.36 (MB)
#CELL_VIEW fullchip,init has 23833 DRC violations
#Total number of DRC violations = 23833
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 10
#Total number of violations on LAYER M1 = 15827
#Total number of violations on LAYER M2 = 7553
#Total number of violations on LAYER M3 = 416
#Total number of violations on LAYER M4 = 32
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 416
#Total wire length = 1293525 um.
#Total half perimeter of net bounding box = 1208081 um.
#Total wire length on LAYER M1 = 2849 um.
#Total wire length on LAYER M2 = 268823 um.
#Total wire length on LAYER M3 = 404915 um.
#Total wire length on LAYER M4 = 234477 um.
#Total wire length on LAYER M5 = 249115 um.
#Total wire length on LAYER M6 = 93447 um.
#Total wire length on LAYER M7 = 21686 um.
#Total wire length on LAYER M8 = 18213 um.
#Total number of vias = 378023
#Total number of multi-cut vias = 234079 ( 61.9%)
#Total number of single cut vias = 143944 ( 38.1%)
#Up-Via Summary (total 378023):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      127517 ( 80.9%)     30182 ( 19.1%)     157699
#  Metal 2       12735 (  8.7%)    133950 ( 91.3%)     146685
#  Metal 3        2798 (  5.7%)     46551 ( 94.3%)      49349
#  Metal 4         782 (  4.5%)     16507 ( 95.5%)      17289
#  Metal 5          24 (  0.5%)      4767 ( 99.5%)       4791
#  Metal 6          46 (  3.3%)      1362 ( 96.7%)       1408
#  Metal 7          42 (  5.2%)       760 ( 94.8%)        802
#-----------------------------------------------------------
#               143944 ( 38.1%)    234079 ( 61.9%)     378023 
#
#detailRoute Statistics:
#Cpu time = 00:45:25
#Elapsed time = 00:45:24
#Increased memory = -64.16 (MB)
#Total memory = 1935.06 (MB)
#Peak memory = 2414.36 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47430 NETS and 0 SPECIALNETS signatures
#Created 174545 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1939.07 (MB), peak = 2414.36 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1939.23 (MB), peak = 2414.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:45:47
#Elapsed time = 00:45:46
#Increased memory = -68.48 (MB)
#Total memory = 1873.34 (MB)
#Peak memory = 2414.36 (MB)
#Number of warnings = 3
#Total number of warnings = 361
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 18 12:29:51 2025
#
**optDesign ... cpu = 1:39:10, real = 1:39:07, mem = 2285.5M, totSessionCpu=5:37:13 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=174544 and nets=47430 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/fullchip_6573_2PtDQy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2283.5M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 2351.9M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 2351.9M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 2351.9M)
Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 2351.9M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 2351.9M)
Extracted 60.0003% (CPU Time= 0:00:03.7  MEM= 2355.9M)
Extracted 70.0003% (CPU Time= 0:00:04.3  MEM= 2355.9M)
Extracted 80.0002% (CPU Time= 0:00:04.9  MEM= 2355.9M)
Extracted 90.0002% (CPU Time= 0:00:05.9  MEM= 2355.9M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 2355.9M)
Number of Extracted Resistors     : 967613
Number of Extracted Ground Cap.   : 933073
Number of Extracted Coupling Cap. : 1638144
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2343.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2343.840M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47430,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2398.8 CPU=0:00:19.4 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/.AAE_Lv1LfD/.AAE_6573/waveform.data...
*** CDM Built up (cpu=0:00:32.4  real=0:00:32.0  mem= 2398.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47430,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2374.85 CPU=0:00:20.0 REAL=0:00:20.0)
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 2374.8M) ***
*** Done Building Timing Graph (cpu=0:00:57.2 real=0:00:57.0 totSessionCpu=5:38:11 mem=2374.8M)
**optDesign ... cpu = 1:40:07, real = 1:40:04, mem = 2290.4M, totSessionCpu=5:38:11 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 331 clock nets excluded from IPO operation.
*info: 331 clock nets excluded
*info: 2 special nets excluded.
*info: 1559 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.969 TNS Slack -6694.121 Density 99.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:01.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:01.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:01.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:01.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/fifo_inst_int/q3_reg_22 |
|        |         |         |         |          |            |        |          |         | _/D                                                |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:01.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_6_/E                              |
| -25.969|  -25.969|-6694.121|-6694.121|    99.71%|   0:00:00.0| 2536.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=2536.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=2536.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 335 constrained nets 
Layer 6 has 1 constrained nets 
Layer 7 has 170 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2536.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:47:58, real=0:47:56, mem=2387.97M, totSessionCpu=5:38:22 .
**optDesign ... cpu = 1:40:18, real = 1:40:15, mem = 2388.0M, totSessionCpu=5:38:22 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:40:20, real = 1:40:17, mem = 2388.0M, totSessionCpu=5:38:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=2445.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2445.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47430,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_6573_ieng6-ece-03.ucsd.edu_jmsin_5j2Jvk/.AAE_Lv1LfD/.AAE_6573/waveform.data...
*** CDM Built up (cpu=0:00:19.6  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47430,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:25.0 totSessionCpu=0:01:45 mem=0.0M)
** Profile ** Overall slacks :  cpu=-5:0-6:0-9.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:26.5, mem=2445.2M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2390.0M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2390.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.969 | -25.969 |  0.029  |
|           TNS (ns):| -6694.1 | -6694.1 |  0.000  |
|    Violating Paths:|  2837   |  2837   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.171  | -1.171  |  0.000  |
|           TNS (ns):|-118.618 |-118.618 |  0.000  |
|    Violating Paths:|   137   |   137   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.893%
       (99.713% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2390.0M
**optDesign ... cpu = 1:40:50, real = 1:40:49, mem = 2387.9M, totSessionCpu=5:38:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 216769 markers are saved ...
... 23314 geometry drc markers are saved ...
... 10 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.2 real=0:00:02.0 mem=2388.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)


*** Memory Usage v#1 (Current mem = 2326.582M, initial mem = 152.258M) ***
*** Message Summary: 3756 warning(s), 46 error(s)

--- Ending "Innovus" (totcpu=6:08:28, real=15:23:47, mem=2326.6M) ---
