{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  5 13:20:18 2012 " "Info: Processing started: Mon Nov  5 13:20:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c cpu_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c cpu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "src/register_file.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Info: Found entity 1: top_module" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Info: Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_module.v(28) " "Info (10264): Verilog HDL Case Statement information at top_module.v(28): all case item expressions in this case statement are onehot" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Info: Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "src/top_module.v" "register" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(13) " "Warning (10240): Verilog HDL Always Construct warning at register_file.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/register_file.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[0\] GND " "Warning (13410): Pin \"SEG_OUT\[0\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[1\] GND " "Warning (13410): Pin \"SEG_OUT\[1\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[8\] GND " "Warning (13410): Pin \"SEG_OUT\[8\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[9\] GND " "Warning (13410): Pin \"SEG_OUT\[9\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[16\] GND " "Warning (13410): Pin \"SEG_OUT\[16\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[17\] GND " "Warning (13410): Pin \"SEG_OUT\[17\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[24\] GND " "Warning (13410): Pin \"SEG_OUT\[24\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[25\] GND " "Warning (13410): Pin \"SEG_OUT\[25\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[32\] GND " "Warning (13410): Pin \"SEG_OUT\[32\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[33\] GND " "Warning (13410): Pin \"SEG_OUT\[33\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[40\] GND " "Warning (13410): Pin \"SEG_OUT\[40\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[41\] GND " "Warning (13410): Pin \"SEG_OUT\[41\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[48\] GND " "Warning (13410): Pin \"SEG_OUT\[48\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[49\] GND " "Warning (13410): Pin \"SEG_OUT\[49\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[56\] GND " "Warning (13410): Pin \"SEG_OUT\[56\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT\[57\] GND " "Warning (13410): Pin \"SEG_OUT\[57\]\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Info: Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Info: Implemented 72 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  5 13:20:20 2012 " "Info: Processing ended: Mon Nov  5 13:20:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
