#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  7 18:13:43 2025
# Process ID: 22924
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1
# Command line: vivado.exe -log VGA_CONTROLLER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_CONTROLLER.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/VGA_CONTROLLER.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_CONTROLLER.tcl -notrace
Command: synth_design -top VGA_CONTROLLER -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1006.758 ; gain = 234.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:33]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-22924-Ido/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLK_GEN' of component 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:111]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-22924-Ido/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CAMERA_INTERFACE' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:34' bound to instance 'CAM_IF' of component 'CAMERA_INTERFACE' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:122]
INFO: [Synth 8-638] synthesizing module 'CAMERA_INTERFACE' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CAMERA_INTERFACE' (1#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
INFO: [Synth 8-3491] module 'FRAME_BUFFER' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:28' bound to instance 'FB' of component 'FRAME_BUFFER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:137]
INFO: [Synth 8-638] synthesizing module 'FRAME_BUFFER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FRAME_BUFFER' (2#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
ERROR: [Synth 8-547] port direction mismatch for port 'FRAME_ADDR' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:137]
ERROR: [Synth 8-285] failed synthesizing module 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.852 ; gain = 308.414
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 18:13:53 2025...
