0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sim_1/new/testbench.vhd,1696978839,vhdl2008,,,,testbench,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sources_1/new/counter.vhd,1696980924,vhdl2008,,,,counter,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/syntax_examples/syntax_examples.srcs/sources_1/new/top.vhd,1696980940,vhdl2008,,,,top,,,,,,,,
