{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526722578241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526722578248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 17:36:17 2018 " "Processing started: Sat May 19 17:36:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526722578248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722578248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off work5_1 -c work5_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off work5_1 -c work5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722578248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526722578926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526722578926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work5_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work5_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work5_1 " "Found entity 1: work5_1" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526722591441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722591441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "E:/FPGA_WORK/work5_1/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526722591443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722591443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7.v 1 1 " "Found 1 design units, including 1 entities, in source file led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7 " "Found entity 1: LED7" {  } { { "LED7.v" "" { Text "E:/FPGA_WORK/work5_1/LED7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526722591445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722591445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "work5_1 " "Elaborating entity \"work5_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526722591486 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 600 272 320 632 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526722591492 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT 101 " "Block or symbol \"NOT\" of instance \"101\" overlaps another block or symbol" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 568 872 920 600 "101" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526722591492 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT 106 " "Block or symbol \"NOT\" of instance \"106\" overlaps another block or symbol" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 600 872 920 632 "106" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526722591492 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT 110 " "Block or symbol \"NOT\" of instance \"110\" overlaps another block or symbol" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 632 872 920 664 "110" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526722591492 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst68 " "Block or symbol \"AND2\" of instance \"inst68\" overlaps another block or symbol" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 576 1008 1072 624 "inst68" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526722591493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst26 " "Elaborating entity \"clk\" for hierarchy \"clk:inst26\"" {  } { { "work5_1.bdf" "inst26" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 192 56 176 272 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526722591510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7 LED7:inst29 " "Elaborating entity \"LED7\" for hierarchy \"LED7:inst29\"" {  } { { "work5_1.bdf" "inst29" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 24 1272 1416 168 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526722591512 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst23 inst23~_emulated inst23~1 " "Register \"inst23\" is converted into an equivalent circuit using register \"inst23~_emulated\" and latch \"inst23~1\"" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 248 1568 1632 328 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1526722592220 "|work5_1|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst23~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst23~1\"" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 200 632 696 280 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1526722592220 "|work5_1|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1526722592220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[1\] GND " "Pin \"L1\[1\]\" is stuck at GND" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 64 1472 1648 80 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526722592246 "|work5_1|L1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[2\] GND " "Pin \"L1\[2\]\" is stuck at GND" {  } { { "work5_1.bdf" "" { Schematic "E:/FPGA_WORK/work5_1/work5_1.bdf" { { 64 1472 1648 80 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526722592246 "|work5_1|L1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526722592246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526722592369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526722593191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526722593191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526722593260 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526722593260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526722593260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526722593260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526722593298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 17:36:33 2018 " "Processing ended: Sat May 19 17:36:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526722593298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526722593298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526722593298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526722593298 ""}
