;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	SLT 0, -302
	SLT 0, -302
	SPL 0, <-2
	SUB 0, 12
	MOV @-127, 100
	MOV @-127, 100
	MOV -4, <-20
	DAT #210, #60
	SUB 0, 50
	DJN -1, @-20
	SPL 0, <-2
	CMP #170, <0
	SUB -7, <-126
	SUB -7, <-126
	SUB -7, <-126
	ADD 130, 9
	SUB -431, 503
	ADD 0, 5
	ADD 0, 5
	SUB @0, 0
	SUB @0, 0
	CMP @-129, 100
	MOV @-127, 100
	SUB 0, @12
	JMZ 0, #12
	DAT #12, <10
	SUB #92, @267
	DAT <290, #7
	DAT <290, #7
	JMZ -9, @-126
	JMZ 0, #0
	JMZ <13, 0
	ADD 3, @20
	ADD 3, @20
	SUB #497, @30
	SUB @13, 0
	ADD 130, 7
	SPL 0, <-2
	MOV -4, <-20
	MOV @-127, 100
	SUB 0, 200
	MOV -277, <-166
	SUB 0, 200
	SUB #772, @-260
	MOV -277, <-166
	MOV @-127, 100
	DJN -1, @-20
	ADD 130, 9
