

================================================================
== Vitis HLS Report for 'cascadeClassifier_Pipeline_Filters'
================================================================
* Date:           Sun Jun 23 07:06:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|      443|  0.195 us|  2.215 us|   39|  443|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Filters  |       37|      441|        22|          2|          1|  9 ~ 211|       yes|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1432|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     102|      0|    -|
|Memory           |       46|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    379|    -|
|Register         |        -|    -|    2241|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       46|    4|    2343|   1939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    1|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |mul_13s_32s_32_5_1_U20   |mul_13s_32s_32_5_1   |        0|   2|  51|   0|    0|
    |mul_14ns_32s_32_5_1_U21  |mul_14ns_32s_32_5_1  |        0|   2|  51|   0|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |Total                    |                     |        0|   4| 102|   0|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |alpha1_array_U        |cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R        |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |alpha2_array_U        |cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R        |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |rectangles_array0_U   |cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array10_U  |cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R  |        1|  0|   0|    0|  2913|    4|     1|        11652|
    |rectangles_array11_U  |cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R  |        1|  0|   0|    0|  2913|    4|     1|        11652|
    |rectangles_array1_U   |cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array2_U   |cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array3_U   |cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array4_U   |cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array5_U   |cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array6_U   |cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array7_U   |cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array8_U   |cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array9_U   |cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |tree_thresh_array_U   |cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R   |        4|  0|   0|    0|  2913|   13|     1|        37869|
    |weights_array0_U      |cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   13|     1|        37869|
    |weights_array1_U      |cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |weights_array2_U      |cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   14|     1|        40782|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                                   |       46|  0|   0|    0| 52434|  140|    18|       407820|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_880_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln223_fu_788_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln224_1_fu_884_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln224_fu_794_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln225_1_fu_910_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln225_2_fu_996_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln225_fu_799_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln226_fu_1000_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln228_1_fu_916_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln228_fu_826_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln229_1_fu_920_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln229_fu_832_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln230_1_fu_946_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln230_2_fu_1012_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln230_fu_837_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln231_fu_1016_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln235_1_fu_743_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln235_2_fu_864_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln235_3_fu_952_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln235_fu_738_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln236_1_fu_956_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln236_fu_870_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln237_1_fu_982_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln237_2_fu_1028_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln237_fu_875_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln238_fu_1032_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln251_fu_610_p2        |         +|   0|  0|  40|          33|           1|
    |add_ln281_fu_1124_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln282_1_fu_1134_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln282_2_fu_1171_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln282_fu_1130_p2       |         +|   0|  0|  39|          32|          32|
    |final_sum_fu_1176_p2       |         +|   0|  0|  39|          32|          32|
    |j_2_fu_1184_p2             |         +|   0|  0|  15|           8|           1|
    |stage_sum_3_fu_1225_p2     |         +|   0|  0|  71|          64|          64|
    |tr0_2_fu_631_p2            |         +|   0|  0|  15|           8|           8|
    |tr0_fu_623_p2              |         +|   0|  0|  24|          17|          17|
    |tr1_2_fu_647_p2            |         +|   0|  0|  15|           8|           8|
    |tr1_fu_639_p2              |         +|   0|  0|  24|          17|          17|
    |sub_ln279_1_fu_1110_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln279_fu_1071_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln280_1_fu_1115_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln280_fu_1077_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln281_1_fu_1159_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln281_fu_1154_p2       |         -|   0|  0|  39|          32|          32|
    |and_ln233_1_fu_732_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln233_fu_726_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1230          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1233          |       and|   0|  0|   2|           1|           1|
    |ap_condition_603           |       and|   0|  0|   2|           1|           1|
    |icmp_ln200_fu_585_p2       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln201_fu_1193_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln233_1_fu_715_p2     |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln233_2_fu_720_p2     |      icmp|   0|  0|  13|           5|           1|
    |icmp_ln233_fu_710_p2       |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln284_fu_1207_p2      |      icmp|   0|  0|  39|          32|          32|
    |or_ln233_1_fu_684_p2       |        or|   0|  0|   4|           4|           4|
    |or_ln233_2_fu_704_p2       |        or|   0|  0|   5|           5|           5|
    |or_ln233_fu_661_p2         |        or|   0|  0|   4|           4|           4|
    |return_value_3_fu_1216_p3  |    select|   0|  0|  14|           1|          14|
    |stage_sum_2_fu_1199_p3     |    select|   0|  0|  64|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1432|         995|         953|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |SUM1_data_address0                       |  14|          3|   17|         51|
    |SUM1_data_address1                       |  14|          3|   17|         51|
    |SUM1_data_address2                       |  14|          3|   17|         51|
    |SUM1_data_address3                       |  14|          3|   17|         51|
    |SUM1_data_address4                       |  14|          3|   17|         51|
    |SUM1_data_address5                       |  14|          3|   17|         51|
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_storemerge_reg_522  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_storemerge_reg_522  |   9|          2|   32|         64|
    |ap_sig_allocacmp_stage_sum_1_load_1      |   9|          2|   64|        128|
    |coord_10                                 |   9|          2|   32|         64|
    |coord_8                                  |   9|          2|   32|         64|
    |coord_9                                  |   9|          2|   32|         64|
    |grp_fu_533_p0                            |  14|          3|   13|         39|
    |grp_fu_533_p1                            |  14|          3|   32|         96|
    |grp_fu_537_p0                            |  14|          3|   14|         42|
    |grp_fu_537_p1                            |  14|          3|   32|         96|
    |haar_counter_fu_120                      |   9|          2|   33|         66|
    |j_fu_116                                 |   9|          2|    8|         16|
    |reg_545                                  |   9|          2|   32|         64|
    |reg_550                                  |   9|          2|   32|         64|
    |stage_sum_1_fu_112                       |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 379|         83|  601|       1396|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |SUM1_data_load_11_reg_1689               |  32|   0|   32|          0|
    |SUM1_data_load_3_reg_1679                |  32|   0|   32|          0|
    |SUM1_data_load_5_reg_1644                |  32|   0|   32|          0|
    |SUM1_data_load_7_reg_1684                |  32|   0|   32|          0|
    |SUM1_data_load_8_reg_1659                |  32|   0|   32|          0|
    |SUM1_data_load_9_reg_1664                |  32|   0|   32|          0|
    |add_ln223_1_reg_1526                     |  17|   0|   17|          0|
    |add_ln223_reg_1472                       |  11|   0|   17|          6|
    |add_ln224_1_reg_1531                     |  17|   0|   17|          0|
    |add_ln224_reg_1478                       |  17|   0|   17|          0|
    |add_ln225_1_reg_1536                     |  11|   0|   17|          6|
    |add_ln225_2_reg_1584                     |  17|   0|   17|          0|
    |add_ln225_reg_1484                       |   8|   0|    8|          0|
    |add_ln226_reg_1589                       |  17|   0|   17|          0|
    |add_ln228_1_reg_1542                     |  17|   0|   17|          0|
    |add_ln228_reg_1490                       |  11|   0|   17|          6|
    |add_ln229_1_reg_1547                     |  17|   0|   17|          0|
    |add_ln229_reg_1496                       |  17|   0|   17|          0|
    |add_ln230_1_reg_1552                     |  11|   0|   17|          6|
    |add_ln230_2_reg_1604                     |  17|   0|   17|          0|
    |add_ln230_reg_1502                       |   8|   0|    8|          0|
    |add_ln231_reg_1609                       |  17|   0|   17|          0|
    |add_ln235_1_reg_1465                     |  17|   0|   17|          0|
    |add_ln235_1_reg_1465_pp0_iter2_reg       |  17|   0|   17|          0|
    |add_ln235_2_reg_1508                     |  11|   0|   17|          6|
    |add_ln235_3_reg_1558                     |  17|   0|   17|          0|
    |add_ln235_reg_1458                       |   8|   0|    8|          0|
    |add_ln236_1_reg_1563                     |  17|   0|   17|          0|
    |add_ln236_reg_1514                       |  17|   0|   17|          0|
    |add_ln237_1_reg_1568                     |  11|   0|   17|          6|
    |add_ln237_2_reg_1624                     |  17|   0|   17|          0|
    |add_ln237_reg_1520                       |   8|   0|    8|          0|
    |add_ln238_reg_1629                       |  17|   0|   17|          0|
    |add_ln251_reg_1353                       |  33|   0|   33|          0|
    |add_ln281_reg_1742                       |  32|   0|   32|          0|
    |add_ln282_1_reg_1752                     |  32|   0|   32|          0|
    |add_ln282_2_reg_1817                     |  32|   0|   32|          0|
    |add_ln282_2_reg_1817_pp0_iter9_reg       |  32|   0|   32|          0|
    |add_ln282_reg_1747                       |  32|   0|   32|          0|
    |and_ln233_1_reg_1454                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   2|   0|    2|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_522  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_522  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_522  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_522  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_522  |  32|   0|   32|          0|
    |coord_10                                 |  32|   0|   32|          0|
    |coord_10_load_reg_1772                   |  32|   0|   32|          0|
    |coord_8                                  |  32|   0|   32|          0|
    |coord_9                                  |  32|   0|   32|          0|
    |final_sum_reg_1827                       |  32|   0|   32|          0|
    |haar_counter_fu_120                      |  33|   0|   33|          0|
    |icmp_ln200_reg_1284                      |   1|   0|    1|          0|
    |icmp_ln284_reg_1847                      |   1|   0|    1|          0|
    |j_fu_116                                 |   8|   0|    8|          0|
    |mul_ln282_reg_1812                       |  32|   0|   32|          0|
    |rectangles_array0_load_reg_1358          |   5|   0|    5|          0|
    |rectangles_array1_load_reg_1368          |   5|   0|    5|          0|
    |rectangles_array4_load_reg_1378          |   5|   0|    5|          0|
    |rectangles_array5_load_reg_1388          |   5|   0|    5|          0|
    |reg_541                                  |  32|   0|   32|          0|
    |reg_545                                  |  32|   0|   32|          0|
    |reg_550                                  |  32|   0|   32|          0|
    |reg_555                                  |  32|   0|   32|          0|
    |return_value_1_reg_1857                  |  14|   0|   14|          0|
    |return_value_reg_1852                    |  14|   0|   14|          0|
    |stage_sum_1_fu_112                       |  64|   0|   64|          0|
    |stage_sum_2_reg_1842                     |  64|   0|   64|          0|
    |stage_sum_3_reg_1862                     |  64|   0|   64|          0|
    |sub_ln279_1_reg_1712                     |  32|   0|   32|          0|
    |sub_ln279_reg_1694                       |  32|   0|   32|          0|
    |sub_ln280_1_reg_1722                     |  32|   0|   32|          0|
    |sub_ln280_reg_1699                       |  32|   0|   32|          0|
    |sub_ln281_1_reg_1792                     |  32|   0|   32|          0|
    |sub_ln281_reg_1777                       |  32|   0|   32|          0|
    |t_reg_1822                               |  32|   0|   32|          0|
    |tr0_1_reg_1363                           |   5|   0|    5|          0|
    |tr0_2_reg_1433                           |   8|   0|    8|          0|
    |tr0_3_reg_1373                           |   5|   0|    5|          0|
    |tr0_reg_1426                             |  17|   0|   17|          0|
    |tr0_reg_1426_pp0_iter2_reg               |  17|   0|   17|          0|
    |tr1_1_reg_1383                           |   5|   0|    5|          0|
    |tr1_2_reg_1447                           |   8|   0|    8|          0|
    |tr1_3_reg_1393                           |   5|   0|    5|          0|
    |tr1_reg_1440                             |  17|   0|   17|          0|
    |tr1_reg_1440_pp0_iter2_reg               |  17|   0|   17|          0|
    |tr2_1_reg_1405                           |   4|   0|    4|          0|
    |tr2_2_reg_1412                           |   5|   0|    5|          0|
    |tr2_3_reg_1419                           |   4|   0|    4|          0|
    |tr2_reg_1398                             |   5|   0|    5|          0|
    |tree_thresh_array_load_reg_1787          |  13|   0|   13|          0|
    |trunc_ln248_reg_1348                     |  12|   0|   12|          0|
    |weights_array0_load_reg_1732             |  13|   0|   13|          0|
    |weights_array1_load_reg_1737             |  14|   0|   14|          0|
    |weights_array2_load_reg_1797             |  14|   0|   14|          0|
    |zext_ln271_reg_1704                      |  12|   0|   64|         52|
    |and_ln233_1_reg_1454                     |  64|  32|    1|          0|
    |icmp_ln200_reg_1284                      |  64|  32|    1|          0|
    |trunc_ln248_reg_1348                     |  64|  32|   12|          0|
    |zext_ln271_reg_1704                      |  64|  32|   64|         52|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2241| 128| 2151|        140|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|sext_ln200              |   in|   32|     ap_none|                          sext_ln200|        scalar|
|stage_sum               |   in|   64|     ap_none|                           stage_sum|        scalar|
|add_ln200               |   in|    8|     ap_none|                           add_ln200|        scalar|
|stddev_0                |   in|   32|     ap_none|                            stddev_0|        scalar|
|pt_y_val                |   in|    8|     ap_none|                            pt_y_val|        scalar|
|pt_x_val                |   in|   17|     ap_none|                            pt_x_val|        scalar|
|SUM1_data_address0      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce0           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q0            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address1      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce1           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q1            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address2      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce2           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q2            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address3      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce3           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q3            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address4      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce4           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q4            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address5      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce5           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q5            |   in|   32|   ap_memory|                           SUM1_data|         array|
|stage_sum_1_out         |  out|   64|      ap_vld|                     stage_sum_1_out|       pointer|
|stage_sum_1_out_ap_vld  |  out|    1|      ap_vld|                     stage_sum_1_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

