{
  "creator": "Yosys 0.9+932 (git sha1 65f197e2, clang  -fPIC -Os)",
  "modules": {
    "AND3": {
      "attributes": {
        "top": 1,
        "src": "AND3.v:1"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:235:simplemap_logbin$47": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "AND3.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 6 ]
          }
        },
        "$auto$simplemap.cc:235:simplemap_logbin$48": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "AND3.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 4 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$logic_and$AND3.v:8$1_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "AND3.v:8"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "AND3.v:2"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "AND3.v:3"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "AND3.v:4"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "AND3.v:5"
          }
        }
      }
    }
  }
}
